CHAPTER 5

Cooling of

Power Switching Semiconductor Devices

Semiconductor power losses are dissipated in the form of heat, which must be transferred away from the switching junction, if efficient switching is to be maintained. The reliability and life expectancy of any power semiconductor are directly related to the maximum device junction temperature experienced. It is therefore essential that the thermal design determine accurately the maximum junction temperature from the device power dissipation. Every 10°C junction temperature decrease, doubles device lifetime.

i. Heat load

BWW

The heat load may be active or passive, then there is a combination of the two. An active load is the heat dissipated by the device being cooled. It is generally equal to the input power to the device, for example, $P = V \times I = I^2 \times R = V^2/R$. Passive heat loads are indirect, are parasitic in nature, and may consist of radiation, convection or conduction.

Heat energy, due to a temperature difference, can be transferred by any of, or a combination of, three mechanisms, viz.,

- Convection heat transferred to a moving fluid which takes the heat away
- Conduction heat flows through a thermal conducting material, away from the heat source
- Radiation heat flow by long-wave electromagnetic radiation, e.g. infrared.

Electromagnetic thermal *radiation* **heat transfer**

When two objects at different temperatures come within proximity of each other, heat is exchanged between them. Electromagnetic wave propagation, radiation is emitted from one object and absorbed by the other. As a result of the temperature difference, the hot object experiences a net heat loss and the cold object undergoes a net heat gain. This is termed *thermal radiation*.

Radiation heat loads are usually considered insignificant when the system is operated in a gaseous environment since other passive heat loads are usually greater. Radiation loading is usually significant in systems with small active loads and large temperature differences, especially when operating in a vacuum environment, where convection processes are absent.

Electromagnetic thermal *radiation* heat loading (for a grey body, *ε* < 1) is given by

$$
P_{d} = \sigma \,\varepsilon \mathcal{A} \left(\mathcal{T}_{1}^{4} - \mathcal{T}_{2}^{4} \right)
$$

(5.1)

where *P_d* is the rate of radiated heat transfer (that is, the power dissipated), W *σ* is the Stefan-Boltzmann constant (5.667×10-8 W/m²K⁴) *ε* is a surface property, termed emissivity, $0 \le \varepsilon \le 1$, see Table 5.6 and Appendix 5.11 *A* is the surface area involved in the heat transfer, m² *T* is absolute temperature, K

The ideal emitter, or black body, is one which gives off radiant energy with *ε* = 1 in equation (5.1).

Conduction **heat transfer**

Conductive heat transfer occurs when energy exchange takes place, by direct impact of molecules, from a high temperature region to a low temperature region.

Conductive heat loading on a system may occur through lead wires, mounting screws, etc., which form a thermal path from the device being cooled to the heat sink or ambient environment.

The one-dimensional model for general molecular (non-radiation) heat transfer is given by

$$
P_d = -\lambda A \frac{\delta T}{\delta \ell} + \rho_m A \ell \frac{\delta T}{\delta t}
$$
 (W) (5.2)

where $\delta T = T_2 - T_1$ or ΔT , is the temperature difference between two regions of heat transfer *λ* is thermal conductivity, W/m K, see Appendix 5.11

ρ^m is density of the heatsink material

c_p is specific heat capacity, J/kg K, such that $\Delta T = W/mc_p$ (*W* is energy, *m* is mass) ℓ is distance (thickness).

Equation (5.2) shows that the thermal power generated P_d is balanced by the stored thermal power (first term on the right hand side) and the thermally dissipated power (second term on the right hand side).

Assuming steady-state heat dissipation conditions, then $\,\delta{\cal T}\,/\,\delta{t}=0\,$ in equation (5.2).

Conduction through a homogeneous solid, from Fourier's law of heat conduction, is therefore given by

$$
P_d = \lambda A \frac{dT}{dx} = \frac{\lambda}{\ell} A \Delta T
$$
 (W) (5.3)

Convection **heat transfer**

When the temperature of a fluid (a gas or liquid) flowing over a solid object differs from that of the object surface, heat transfer occurs. The amount of heat transfer varies depending on the fluid flow rate. Convective heat loads are generally a result of natural (or free) convection. This is the case when gas flow is not artificially created as by a fan or pump (forced convection), but rather occurs naturally from the varying density in the gas caused by the temperature difference between the object being cooled and the gas. Heat transfer processes that involve *change of phase* of a fluid (for example evaporation or condensation) are also considered to be convection.

The convective loading is a function of the exposed area and the difference in temperature between the load and the surrounding gas. Convective loading is usually most significant in systems operating in a gaseous environment with small active loads or large temperature differences.

Convection heat transfer through a fluid or air, under steady-state conditions in equation (5.2), is given by Newton's law of cooling, that is

$$
P_d = h A \Delta T \tag{5.4}
$$

The convection heat transfer coefficient *h (= λ / ℓ),* W/m²K*,* depends on the heat transfer mechanism used and various factors involved in that particular mechanism. It is not a property of the fluid.

Natural or *free convection* is essentially still to slightly stirred air with *h* values ranging from 1 to 25. *Forced convection* is air moved by a fan or other active method, giving *h* values ranging from 10 to 100. Values for forced liquid convection are 50 to 20,000, while the *h* range for boiling and condensation is 2,500 to 100,000.

For natural vertical convection in free air, the losses for a plane surface may be approximated by the following empirical formula

$$
P_d = 1.35A \sqrt[4]{\frac{\Delta \mathcal{T}^5}{\ell}} = 1.35A \sqrt[4]{\frac{\Delta \mathcal{T}}{\ell}} \Delta \mathcal{T} = hA\Delta \mathcal{T}
$$
 (W) (5.5)

where *ℓ* is the vertical height in the direction of the airflow and *h* is of the form

$$
h = K \left(\frac{\Delta T}{\ell}\right)^{V_4} \tag{5.6}
$$

Two cases occur for forced airflow, and the empirical losses are

for laminar flow

$$
P_d = h A \Delta T = 3.9 \sqrt{\frac{V}{\ell}} A \Delta T
$$
 (W) (5.7)

for turbulent flow

$$
P_d = h A \Delta T = 6.0 \sqrt[5]{\frac{V^4}{\ell}} A \Delta T
$$
 (W) (5.8)

where *v* is the velocity of the vertical airflow.

Combined *convection* **and** *conduction* **heat transfer**

Heat Loss (or gain) - through the walls of an insulated container (combined convection and conduction, estimation) is

$$
P_d = A \times \frac{\Delta T}{\ell / \lambda + 1 / h}
$$

where P_d is the heat lost or gained, W

ℓ is the thickness of insulation, m

λ is the thermal conductivity of the insulation material, W/m K

 A is the outside surface area of the container, m^2 .

h is the convection heat transfer coefficient of the surface material, W/m² K

ΔT= To/s - Ti/s

To/s is the outside temperature, °C

 $T_{i/s}$ is the inside temperature, $°C$

ii. Transient heating

Some designs require a set amount of time to reach the desired temperature. The estimated time required to heat (or cool) an object (also known as Newton's Law of Cooling) is

$$
t = \frac{m \times c_p \times \Delta T}{P}
$$

P is the mean heat added (or being removed) from the object, W, watts *m* is the mass (weight) of the object, kg (density x volume) *c^p* is the specific heat of the object material, J/kg K *t* is the time required to cool down (or heat up) the object in seconds $\Delta T = T_o - T_f$ *T^o* is the starting temperature, °C

 T_f is the final temperature, ${}^{\circ}$ C

$$
P = \frac{1}{2}\left(P_{t_o} + P_{t_t}\right)
$$

 P_{to} is the initial heat pumping capacity when the temperature difference across the cooler is zero. P_t is the heat pumping capacity when the desired temperature difference is reached and heat-pumping capacity is decreased.

Heat loading may occur through one or more of four modes: active, radiation, convection or conduction. By utilizing these equations, the heat load can be estimated.

iii. Thermal resistance

It is generally more convenient to work in terms of thermal resistance, which is defined as the ratio of temperature change to power. Thermal capacity is the reciprocal of thermal resistance. For conduction, from equation (5.4), thermal resistance *Rθ* is

$$
R_{\rho} = \frac{\Delta T}{P_d} = \frac{1}{hA} = \frac{\ell}{\lambda A} \tag{K/W}
$$

where the conduction thermal heat transfer coefficient, *h*, is

Λ

$$
h = \frac{\lambda}{\ell} \tag{5.10}
$$

The average power dissipation P_d and maximum junction temperature $\hat{\mathcal{T}}_j$, in conjunction with the ambient temperature T_a , determine the necessary heat sink, according to equation (5.9)

$$
P_d = \frac{\Delta T}{R_{\theta j a}} = \frac{T_j - T_a}{R_{\theta j a}}
$$
 (W) (5.11)

where *R^θ* j-a is the total thermal resistance from the junction to the ambient air. The device user is restricted by the thermal properties from the junction to the case for a particular package, material, and header mount according to

$$
P_d = \frac{\Delta T}{R_{\theta i c}} = \frac{\hat{T}_j - T_c}{R_{\theta i c}}
$$
 (W) (5.12)

where T_c is the case temperature, K and

R^θ j-c is the package junction-to-case mounting thermal resistance, K/W.

An analogy between the thermal (and magnetic) equations and Ohm's law and Kirchhoff's laws is often made to form models of heat flow. The temperature difference *ΔT* could be thought of as a voltage drop *ΔV,* thermal resistance *Rθ* corresponds to electrical resistance *R,* and power dissipation *P^d* is analogous to electrical current *I. [viz.,* $\Delta T = P_d R_\theta \equiv \Delta V = IR$ *].* See Table 5.10.

For convection, from equation (5.4), the effective thermal resistance is

$$
R_{\rho} = \frac{\Delta T}{P_d} = \frac{1}{hA} \tag{5.13}
$$

For radiation, from equation (5.1), the effective thermal resistance of radiation is

$$
R_{\theta} = \frac{\Delta T}{P_d} = \frac{1}{\sigma \varepsilon A \times (T_1 + T_2)(T_1^2 + T_2^2)} = \frac{1}{h_r A}
$$
\n(5.14)

where the radiation heat transfer coefficient, *hr*, in W/m²K, is

$$
h_r = \sigma \varepsilon \times (T_1 + T_2)(T_1^2 + T_2^2) \approx 4 \times \sigma \varepsilon \times T_{mean}^3
$$
\n(5.15)

where T_{mean} is the arithmetic mean of T_1 and T_2 , specifically $\frac{1}{2}(T_1 + T_2)$.

5.1 Thermal resistances

A general thermal dissipation model or thermal equivalent circuit for a mounted semiconductor is shown in figure 5.1. The total thermal resistance from the virtual junction to the open air (ambient), *R^θ* j-a, is

$$
R_{\theta_{\text{j-a}}} = R_{\theta_{\text{j-c}}} + \frac{R_{\theta_{\text{c-a}}} \times (R_{\theta_{\text{c-s}}} + R_{\theta_{\text{c-a}}})}{R_{\theta_{\text{c-a}}} + R_{\theta_{\text{c-s}}} + R_{\theta_{\text{s-a}}}} \quad \text{(K/W)} \tag{5.16}
$$

In applications where the average power dissipation is of the order of a watt or so, power semiconductors can be mounted with little or no heat sinking, whence

$$
R_{\scriptscriptstyle{\theta}j\text{-}a} = R_{\scriptscriptstyle{\theta}j\text{-}c} + R_{\scriptscriptstyle{\theta}c\text{-}a} \tag{K/W} \tag{5.17}
$$

Generally, when employing heat sinking, *Rθ* c-a is large compared with the other model components and equation (5.16) can be simplified to three series components:

$$
R_{\theta_{\mathbf{j}\circ\mathbf{a}}} = R_{\theta_{\mathbf{j}\circ\mathbf{c}}} + R_{\theta_{\mathbf{c}\circ\mathbf{s}}} + R_{\theta_{\mathbf{s}\circ\mathbf{a}}} \tag{5.18}
$$

Figure 5.1. *Semiconductor thermal dissipation equivalent circuit.*

5.2 Contact thermal resistance, *R^θ c-s*

The case-to-heat-sink thermal resistance R_{θ} _{c-s} (case means the device thermal mounting interface surface) depends on the package type, interface flatness and finish, mounting pressure, and whether thermal-conducting grease and/or an insulating material (thermal interface material, TIM) is used. In general, increased mounting pressure decreases the interface thermal resistance, and no insulation other than thermal grease results in minimum *R^θ* c-s*.* Common electrical insulators are mica, aluminium oxide, and beryllium oxide in descending order of thermal resistance, for a given thickness and area. Table 5.1 shows typical contact thermal resistance values for smaller power device packages, with various insulating and silicone grease conditions. Silicon based greases are best, for example Assmann V6515, spread at a thickness of 100μm to 150μm, on both surfaces. Grease in excess of this will be squeezed out under clamping pressure. Initial grease thermal resistance decreases slightly after a few normal deep thermal cycles.

		$R_{\theta c-s}$ (K/W)			
Package	Insulating washer	Silicone grease			
		with	without		
	No insulating washer	0.10	0.3		
$TO-3$	Teflon	$0.7 - 0.8$	1.25-1.45		
	Mica $(50 - 100 \mu m)$	$0.5 - 0.7$	$1.2 - 1.5$		
TO-220	No insulating washer	$0.3 - 0.5$	$1.5 - 2.0$		
	Mica $(50 - 100 \mu m)$	$2.0 - 2.5$	$4.0 - 6.0$		
TO-247	No insulating washer	$0.1 - 0.2$	$0.4 - 1.0$		
	Mica $(50 - 100 \mu m)$	$0.5 - 0.7$	$1.2 - 1.5$		
SOT-227	No insulating washer	$0.1 - 0.2$	$0.3 - 0.4$		
ISOTOP	Mica (50 - 100 µm)	$0.5 - 0.7$	$1.0 - 1.2$		

Table 5.1: Typical case-to-heat-sink thermal resistance value for various small packages

The thermal resistance of a heat-conducting layer is inversely proportion to heat conductivity of the material and in direct ratio to its thickness. If the clamping pressure is increased, the layer thermal resistance falls. In figure 5.2, the exemplary dependence of the gasket thermal resistance per surface unit on pressure is shown. However, with a growth of pressure it is necessary to find an optimum, as the clamping effort should not exceed a package recommended value or introduce differential thermal expansion problems into the clamping arrangement.

Figure 5.2. *Exemplary dependence of the gasket thermal resistance on clamping pressure.*

5.2.1 Thermal interface materials

To be effective, h[eat](http://www.lytron.com/cold_plates/cold_plates_overview.aspx)sinks require intimate surface-to-surface contact with the component to be cooled. Unfortunately, irregular surface areas, both on the electronic components and on the heatsink mating surface prevent good contact. Up to 99% of the surfaces are separated by a layer of interstitial air, which is a poor conductor of heat thus presents a thermal barrier. Therefore, a thermally conductive interface material is necessary to fill the interstices and microvoids between the mating surfaces. To ensure that electrical problems are not inadvertently introduced while solving the thermal problems, it is often essential that the thermal interface materials also perform an electrical isolation function. Thermal interface materials TIMs vary widely in terms of performance (that is, thermal, electrical, and physical properties), general appearance, and mode of application. Among the most commonly used classes of thermal interface materials are: thermal greases, cure-in-place thermally conductive compounds, gap filling thermally conductive elastomeric pads, thermally conductive adhesive tapes, and phase change materials, all of which are summarised in Table 5.2 and are briefly described.

• Thermal Greases

Comprised of thermally conductive ceramic fillers in silicone or hydrocarbon (organic) oils, as shown in Tables 5.3a and b, a thermal grease is a paste, which is applied to at least one of the two mating surfaces. When the surfaces are pressed together, the grease spreads to fill the void. During compression, excess grease squeezes out from between the mated surfaces. Some form of clip or other mounting hardware is needed to secure the joint. Although it is comparatively inexpensive and thermally effective, thermal grease is not an electrical insulator. Disadvantageously, it can be inconvenient to dispense and apply, and requires cleanup to prevent contamination problems.

Cure-in-Place Thermally Conductive Compounds

A thermally conductive compound again incorporates thermally conductive ceramic fillers, shown in Table 5.3, but unlike thermal greases, the binder is a rubber material. When first applied, the paste-like compound flows into the interstices between the mating surfaces. Then, when subjected to heat, it cures into a dry rubber film. Besides its thermal properties, this film also serves as an adhesive, allowing a tight, void-free joint without the need for additional fasteners. Thermally conductive compounds can fill larger gaps in situations where thermal greases might ooze from the joint. Although application and performance is similar to that of thermal grease, cleanup is easier, simply involving removal of the excess cured rubber film.

Thermally Conductive Elastomeric Pads

A thermally conductive elastomeric pad consists of a silicone elastomer filled with thermally conductive ceramic particles and may incorporate woven glass fibre or dielectric film reinforcement. Typically ranging in thickness from 0.1 to 5 mm and in hardness from 5 to 85 Shore A, these pads provide both electrical insulation and thermal conductivity, making them useful in applications requiring electrical isolation. Thicker pads prove useful when large gaps must be filled. During application, the pads are compressed between the mating surfaces to make them conform to surface irregularities. Mounting pressure must be adjusted according to the hardness of the elastomer to ensure that voids are filled. A mechanical fastener is essential to maintain the joint once assembled.

• Thermally Conductive Adhesive Tapes

A thermally conductive adhesive tape is a double-sided pressure sensitive adhesive film filled with thermally conductive ceramic powder. To facilitate handling, aluminium foil or a polyamide film may support the tape; the latter material also provides electrical insulation. When applied between mating surfaces, the tape must be subjected to pressure to conform to the surfaces. Once the joint is made, the adhesive holds it together permanently, eliminating the need for supplemental fasteners. No bond curing is needed. One limitation of thermally conductive tapes is that they cannot fill large gaps between mating surfaces as well as liquids; hence, the convenience of tape mounting is traded against a nominal sacrifice in thermal performance.

• Phase Change Materials

Solid at room temperature, phase change materials, shown in Table 5.3, melt (that is, undergo a phase change) as the temperature rises to the 40° to 70°C range. This makes the material (0.13 mm thick in its dry film form) as easy to handle as a pad, while assuring, when subjected to heat during the assembly process, the melt flows into voids between mating surfaces as effectively as a thermal grease. Applying power to the power electronic component introduces the needed heat for the phase change to occur, establishing a stable thermal joint. These materials consist of organic binders (that is, a polymer and a low-melt-point crystalline component, such as a wax), thermally conductive ceramic fillers, and, if necessary, a supporting substrate, such as aluminium foil or woven glass mesh. See section 5.2.2 for further details.

Table 5.2: Thermal Interface Material (TIM) thermal resistances

Table 5.3: Thermal Interface material (TIM) parameters

5.2.2 Phase change gasket materials (solid to liquid)

The inavertable heat produced by power electronics necessitates a carefully designed thermal path along which all of the thermal resistances are minimized. For the case-to-heatsink interface, this requires that thermal grease be used to minimize the interface resistance. Phase change materials, PCMs, are an alternative to the messy application and migration problems associated with thermal grease.

The term *phase change* describes a class of materials that are solid at room temperature and change to a liquid as temperature increases. This phase change, or melting, occurs in the range of 40 to 70°C. PCMs are composed of a mixture of organic binders, fine particle ceramic fillers for thermal enhancement, and, optionally, a supporting substrate, such as aluminium foil or a woven glass mesh. The organic binder is a blend of a polymer and a low-melt-point crystalline component, such as a wax. The ceramic fillers may be Al₂O₃, BN, AlN or ZnO.

The way a PCM performs compared to a dry interface joint and thermal grease is illustrated in figure 5.3, where the case to heatsink temperature difference is plotted against elapsed time after the commencement of power dissipated. The curve representing the dry interface shows rapid thermal equilibrium at about 13°C. The curve involving the use of thermal grease shows the same rapid rise to thermal steady-state but at a lower temperature difference of 4°C. The thermal grease significantly reduces the interface resistance by eliminating the interstitial air.

The PCM - a 0.1 mm thick dry film - behaves as a combination of the two interfaces. Initially at power up, the cool components give the dry interface behaviour, with the temperature difference rapidly increasing to about 12°C. As the system temperature increases, the PCM melts and the clamping pressure exerted by the clamping mechanism forces the liquid to spread in the thermal joint. As the liquid spreads, the molten

PCM displaces the interstitial air and the distance between the surfaces decreases. Both of these processes act to reduce the thermal resistance of the interface and the temperature difference is seen to decrease rapidly, reaching the performance of thermal grease, 4°C. In effect, the solid PCM film has turned into thermal grease and a grease-like joint has been formed. The next time the thermal load is activated, the interface does not experience the large temperature difference because the void free thermal joint has already been established.

Figure 5.3. *Performance of a PCM, compared to a dry interface joint and thermal grease.*

The thermal resistance across an interface depends on the thermal conductivity of the PCM in the interface and its conductive path length. Thermal conductivity is a function of the type and level of the ceramic filler in the formulation, typically between 0.7 and 1.5 W/m.K. The amount of filler that can be added is limited by the need to keep the viscosity as low as possible to achieve proper flow of the PCM in the interface. The thickness of the interface formed by a PCM is determined by the flatness of the mating surfaces, the clamping pressure, and the viscosity and rheology of the molten PCM. Most commercial surfaces deviate from true flatness by as much as 2µm/mm. This means that the thermal path between a module surface and the heatsink may be as much as 100µm, and more with large heatsinks. Critical applications may require a better surface flatness through additional machining operations to reduce the thermal path.

The viscosity and the rheology of the PCM above its melt point represent another factor determining the thickness of the interface. As the PCM melts in the interface, the pressure applied by the mounting clamps forces the liquid to spread, eliminating the interstitial air and allowing the space between the two surfaces to decease. If the viscosity is high, the low force of the clamps will be insufficient to cause sufficient spreading and the conduction path will be long. Low viscosity on the other hand will allow the liquid to fill most of the joint, resulting in the thinnest joint. Using a stronger mounting force will aid the spreading process, but there is a package limit as to the amount of pressure that can be applied.

Phase change materials offer the same thermal performance as thermal grease without the mess and contamination associated with grease. They can be supplied attached to a heatsink as a dry film. As soon as they are heated above their phase change temperature, they melt and perform as well as, or often better than, thermal grease. Once this interface has been formed, it remains stable until the sink is physically separated from the power module case-mounting surface.

5.3 Heat-sinking thermal resistance, *R^θ s-a*

The thermal resistance for a flat square plate heat sink may be approximated by

$$
R_{\theta s-a} = \frac{3.3}{\sqrt{\lambda b}} C_f^{\frac{1}{4}} + \frac{650}{A} C_f
$$
 (K/W) (5.19)

Typical values of heatsink thermal conductance *λ* in W/K cm at 350 K, are shown in Appendix 5.11 and *b* is the thickness of the heat sink, mm

- A is the area of the heat sink, cm²
- *Cf* is a correction factor for the position and surface emissivity of the

heat-sink orientation according to Table 5.4.

Table 5.6: Emissivity coefficient of various surface treatments at 100°C

Table 5.4: Heatsink correction factor

Table 5.5: Fin spacing versus flow and fin length

The correction factor *C^f* illustrates the fact that black surfaces are better heat radiators and that warm air rises, creating a ′chimney′ effect. Equation (5.19) is valid for one power-dissipating device, in the centre of the sink, at a static ambient temperature up to about 45°C, without other radiators in the near vicinity. In order to decrease thermal resistance, inferred by equation (5.9)*,* finned-type heat sinks are employed which increase sink surface area. Figure 5.6 illustrates graphs of thermal performance against length for a typical aluminium finned heat sink. This figure shows that *Rθ* s-a decreases with increased sink length.

If the fin thickness, *t*, is small relative to the fin spacing, *s*, the following equation can be used for estimating the thermal resistance of a vertical heat sink in natural convection.

$$
R_{\text{obs-a}} = \frac{1}{h \times \text{total finance}} = \frac{1}{h \times (2n_{\text{f}} L H)}
$$
(5.20)

where a fin efficiency of unity has been assumed (see equation (5.22)) and the number of fins, *nf*, is

$$
n_{f}=\frac{W_{hs}}{S+t}
$$

Minimal thermal reduction results from excessively increasing base length, *H*, as shown in figure 5.6b*.* The maximum distance between fins, *s*, depends on the fin depth, *L*, and width of the fins, *t*, with deep finned heat sinks needing more space between adjacent fins than a shallow design, unless fan cooling is used. The minimum spacing *s* is determined by fin depth, *L*, and airflow. If the fins are packed too closely, the flow through them is significantly reduced and therefore the heat transfer coefficient, *h*, decreases. The deeper the fins, *L*, the more space needed between them since a portion of the heat is radiated to adjacent fins, which helps to stabilise the temperature, but does little to dispose of the heat (in figure 5.4a, about 30% of the heat is radiation transferred fin-to-fin, hence not all dissipated).

Figure 5.4. *Heat sink dimension parameters and thermal resistance dependence on fin spacing.*

As the base flow height *H* is increased, the air at the top of a vertical heatsink is hotter than that entering at the bottom. If the fin depth *L* is increased, there is more mutual radiation between fins, and as the spacing is reduced, mutual radiation increases further. Airflow is also restricted because of the smaller physical area for air to pass, since more of the available space is occupied by the heatsink itself.

The performance of a heatsink is linearly proportional to the base width *Whs* of the sink in the direction perpendicular to the flow and proportional to the square root of the fin base length *H* in the direction of the airflow. (The heat transfer coefficient *h* is inversely related to *H*). Therefore it is better to increase the width rather than the length, provided the width is not already excessive compared to the length.

Heat transfer coefficient *h* can be defined in a number of ways. If it is defined referenced to the inlet fluid temperature of the heatsink, the heatsink thermal resistance is calculated by

$$
R_{\theta h s - a} = \frac{1}{\eta_f h A} \tag{5.21}
$$

where *A* is the total surface area of fins and base between fins and

η^f is the fin efficiency, defined as

$$
\eta_f = \frac{\tanh(m_f \times H)}{m_f \times H}
$$
 in which $m_f = \sqrt{\frac{h \times P_o}{\lambda \times A_x}}$ (5.22)

where *H* is the base height of the fin, m

P□ is the fin perimeter, m

 A_x is the fin cross sectional area, $m²$

m^f is the mass flow rate, equal to *ρℓ ×Vf ×s×L*, kg/s

ρ^ℓ fluid density (= 1/*ν* specific volume), kg/m³

V^f is the velocity between the fins

If the heat transfer coefficient is defined based on the temperature between the fins, the thermal resistance expression involves a heat capacitance component:

$$
R_{\scriptscriptstyle \theta\hbar s - a} = \frac{1}{\eta h A} + \frac{1}{2m_{\scriptscriptstyle f} c_{\scriptscriptstyle p}} \tag{5.23}
$$

where c_p is the fluid specific heat capacitance at constant pressure, kJ/kg.K.

Estimating radiation heat transfer from an extruded heat sink

The effect of radiation heat transfer (hence emissivity, *ε*) is important in natural convection, as it can be responsible for up to 40% of the total heat dissipation. Unless the heatsink is facing a hotter surface nearby, it is imperative to have the heat sink surfaces thinly painted or correctly anodised to enhance radiation. In natural convection situations where the convective heat transfer coefficient is relatively low, based on the dimensional parameters in figure 5.4a, the radiation heat transfer from all surfaces of the extruded heat sink can be calculated using

$$
R_{\theta\hbar s-a} = \frac{1}{\left\{ \left(n_{f}-1 \right) \varepsilon_{a} s + \varepsilon_{a} \left[n_{f} t + 2\left(L+B \right) \right] \right\} H \sigma \left(T_{s} + T_{A} \right) \left(T_{s}^{2} + T_{A}^{2} \right)}
$$
(5.24)

where *n_f* is the number of fins

ε^a is the apparent emissivity of a channel

T^s is the heatsink surface temperature and

T^A is the ambient temperature

Figure 5.5. *Apparent emissivity ε^a of a channel heatsink of two different surface emissivities for different number of fins and dimensions.*

The apparent emissivity is a function of heat sink dimensions and surface emittances of the sink material, as shown in figure 5.5, for two values of the surface emissivity, namely *ε* equals 0.08 and 0.8. The apparent emissivity *ε^a* is based on enclosure theory and assumes a diffused grey surface and constant surface temperature.

The emissivity coefficient, *ε*, indicates the radiation of heat from a body according the Stefan-Boltzmann law, compared with the heat radiation from an ideal black body where the emissivity coefficient is *ε* = 1. Regardless of the composition of the emitting surface, the microscopic (and macroscopic) roughness of the surface causes differences in emissivity because a rougher surface has a larger emitting area. Generally, the emissivity of most opaque emitting surfaces increases as wavelength becomes shorter. The emissivity coefficient, *ε*, for some common surface qualities of aluminium and copper can be found in the Table 5.6 and in Appendix 5.11.

The low emissivity coefficients of untreated, polished aluminium and copper means they have surface finishes that limit the radiated heat from a body. Two thin coats of flat white Krylon #1502 (or equivalent) which has an emissivity of 0.96, should be used on all untreated (emissivity-wise) areas.

Unless otherwise stated, the heat sink is assumed anodised black (emissivity of up to 0.97) and vertically mounted with negligible thermal resistance from case to sink. In accordance with the data in Table 5.4, a general derating of 10 to 15 per cent for a bright surface and 15 to 20 per cent in the case of a horizontal mounting position, are usually adopted. Figure 5.6b also shows the improvement effects on dissipation due to the high thermal conductivity (heat spreader effect) of oxidised copper.

Figure 5.6*. Heat-sink typical data (for aluminium and copper): (a) cross-section view; (b) heat-sink length versus thermal resistance for a matt black surface finish; (c) temperature rise versus dissipation for an anodised finish and different lengths; and (d) as for (c) but with a matt black surface finish.*

Thermal resistance increases with altitude, *z,* above sea level, as air density decreases, according to $R_{_\theta}(z)$ = $R_{_{\phi\,metres}}$ / $\left(1-5\times10^{\text{-}5}z\right)$. For example: $\,$ a 1°C/W heatsink degrades to 1.11°C/W at an altitude of 2,000 metres, or 1.18° C/W at 3,000 metres.

The effective sink thermal resistance can be significantly reduced by *forced air cooling*, as indicated in Table 5.5, figure 5.7 and by equations (5.7) and (5.8). If the airflow is

- laminar, heat loss is proportional to the square root of air velocity, equation (5.7);
- turbulent, heat loss is proportional to velocity to the power of 0.8, equation (5.8).

When heatsinks (dissipating a total power of *PDtotal*) are vertically stack to share the same vertical natural convention airflow, the air temperature of the flow at the upper heatsink, after passing *n-1* heatsinks, is

$$
T_{\text{air}} = T_{\text{amb}} + \frac{n-1}{n} \frac{C V}{P_{\text{D total}}}
$$
\n(5.25)

The chimney effect results in an airflow velocity *v*, which increases further up the heatsink stack. This and the air density increase results in the upper heatsink being the coolest, even though the passing air is the warmest.

Figure 5.7. *Improved cooling with:*

(a) forced air cooled heat-sink - relative thermal resistance improvement with surface airflow and (b) thermal resistance dependence on liquid cooling flow rate and substrate material.

5.4 Modes of power dissipation

For long, >1ms, high duty cycle pulses the peak junction temperature is nearly equal to the average junction temperature. Fortunately, in many applications, a calculation of the average junction temperature is sufficient and the concept of *thermal resistance* is valid.

Other applications, notably switches driving highly reactive loads, may create severe current-crowding conditions which render the traditional concepts of thermal design invalid. In these cases, transistor safe operating area or thyristor *di/dt* limits must be observed, as applicable.

In yet other applications, heat cycling can cause power module faults, hence device failure, due to

- thermal cycling is associated with large base plate (case) temperature changes, *ΔT^c*
- power cycling is associated with large junction temperature changes, *ΔT^j*

The die is connected to a low thermal impedance substrate, usually utilising copper in the form of so-called *direct copper bonding*, DCB, as shown in figure 5.8a and the forced water cooling effectiveness is shown in figure 5.7b.

Direct copper bonding

Direct copper bonding DCB is a process in which copper (on each side) and a ceramic material, usually either aluminium oxide (Al2O₃) or aluminium nitride (AlN), are fused (bonded) together at high temperature.

The properties of DCB substrates are

- High mechanical strength and stability
- Good cohesion and corrosion resistance
- High electrical insulation
- Excellent thermal conductivity
- Reliable thermal cycling stability
- Matched thermal expansion coefficient to silicon and gallium arsenide
- Good heat spreading
- Processable, e.g. copper is etchable and millable like a pcb
- Environmentally friendly
- High copper current density

The advantages of DBC substrates are high current carrying capability due to thick copper metallization and a [thermal](http://www.ready-sourcing.com/wiki/copper-thermal.html) expansion close to the silicon at the copper surface due to high bond strength of [copper](http://www.ready-sourcing.com/wiki/copper-thermal.html) to ceramic. The DCB process yields a super-thin base and eliminates the need for the thick, heavy copper bases that were used prior to this process. Because power modules with DCB bases have fewer layers, they have a much lower [thermal](http://www.ready-sourcing.com/wiki/copper-thermal.html) resistance. Because the expansion coefficient matches silicon, they have much better thermal cycling capabilities (up to 50,000 cycles). (See Appendix 5.13)

The drawback of standard DCB substrates for high voltage applications is a start of partial discharge at relatively low voltages. Therefore substrates using expensive metal brazing technologies (AMB) are mainly used in high voltage semiconductor modules for traction applications. The initiation voltage for a ceramic thickness of 0.63mm is less than 4kV. Main causes for this behaviour are small voids between the [copper](http://www.ready-sourcing.com/wiki/copper-thermal.html) and ceramic and blurred straight border lines of the [copper](http://www.ready-sourcing.com/wiki/copper-thermal.html) conductors at the copper/ceramic interface. Precision etching technology can alleviate these disadvantages. The other disadvantage of DCB is its deficiency for thermal shock because of the large residual stress on the substrate surface due to the coefficient of thermal expansion CTE mismatch of alumina and copper.

Thermal cycling

Intermittent equipment operation, start-up, and shutdown in extreme temperature conditions may cause power module thermal stresses due to the different linear expansion temperature co-efficients of the materials associated with the soldered substrate mounting to the copper base plate in multi-chip large area packages (see Tables 5.14 and 5.15 in Appendix 5.10). Large base plate (case) temperature changes in excess of 80K over a few minutes, stress the hard solder bonding between the copper base plate and the insulating substrate (usually A*l*N or Al₂O₃), as shown in figure 5.8a. This fatigue leads to eventual crack failure after a finite number of cycles *N*, as shown in figure 5.8c, approximated by

$$
N = \frac{k}{A \times \Delta T^2}
$$
 (5.26)

where *A* is the die area and Δ*T* is the thermal shock temperature change. The constant *k* depends on the package, type of hard soldering, etc. Large, multiple die IGBT modules suffer from thermal shock limitations and relatively low reliability, because of the sheer large number of die soldered to the substrate over a large base plate copper area in the module.

Figure 5.8b shows how the number of thermal cycles to fracture for DCB substrates varies with copper thickness, when cycled between -40°C to +110°C. For a case temperature change of *ΔT* = 80K, lifetime can be as low as 3,500 cycles and may only involve powering up and shutting down the associated equipment. Thermal cycling is normally performed by cycling the inactive package between the maximum and minimum storage temperatures. Although Al/SiC is far superior to copper from a differential thermal expansion perspective, its thermal conductivity is only a little better than that of aluminium. Floating silicon wafers in disc type packages suffer to a much lesser extent (an order) from the effects of differential thermal expansion when thermally cycled. The use of a CuSiC base plate rather than copper can improve thermal cycling by a factor of ten.

Figure 5.8. *Direct copper bonding:*

(a) sectional view of power module substrate showing boundary regions where power cycle cracking and thermal cycle cracking, occur; (b) copper thickness affect on power failure; and (c) power life thermal cycling.

Power cycling

Rapid cycling of the chip junction temperature causes mechanical stress around the silicon chip to aluminium wire bond interface, due to their different linear expansion temperature co-efficients. Eventually a crack occurs on the silicon side of the interface, as indicated in figure 5.8a. Short rapid junction temperature changes, over tens of seconds, of *ΔTj* =100K, can lead to failure within 2500 cycles. The number of cycles to failure increases by just over an order for every 10°C decrease in *ΔTj*.

In a related thermal application, where the power dissipated in the semiconductor consists of pulses at a low duty cycle, the instantaneous or peak junction temperature, not average temperature, may be the limiting condition. Figure 5.9 shows by comparison such a condition, where the operating frequency, not the maximum power dissipated, is dominant in determining junction temperature. In this case *thermal* impedance $Z_{\theta j c}$ is used instead of thermal resistance $R_{\theta j c}$ such that $Z_{\theta j c} = r(t_p) R_{\theta j c}$, where $r(t_p)$ is the normalising factor yielded from the normalised transient thermal impedance curves for the particular device. Appropriate values for the rectangular power pulse width *t^p* and duty cycle factor *δ* are used.

The power devices employed in power electronics are usually used in some form of on/off power pulse waveform mode. The following power waveforms are analysed:

- Periodic rectangular power pulses (steady-state thermal response);
- Single rectangular power pulse;
- Composite rectangular superimposed power pulses;
- A burst of rectangular power pulses; and
- Non-rectangular power pulses.

5.4.1 Steady-state response

Large cycle-by-cycle junction temperature fluctuations occur at low frequencies, figure 5.9a. As frequency increases, thermal inertia of the junction smoothes out instantaneous temperature fluctuations, as shown in figure 5.9b, and the junction responds more to average, rather than peak power dissipation. At frequencies above a kilohertz and duty cycles above 20 per cent, cycle-by-cycle temperature fluctuations usually become small, and the peak junction temperature rise approaches the average power dissipation multiplied by the steady-state junction-to-case thermal resistance, within a few per cent.

Because of thermal inertia (long thermal time constant), the heat sink and package case respond only to average power dissipation, except at ultra low frequencies, < 1Hz. The steady-state thermal conditions for the case-mount and junction (equation (5.12)) are given by

$$
P_d = \frac{T_j - T_c}{R_{\theta j - c}} = \frac{T_c - T_a}{R_{\theta c - s} + R_{\theta s - a}}
$$
(W) (5.27)

where P_d is the average power dissipation, which is the maximum power multiplied by the on-time duty cycle *δ* for rectangular power pulses. The difficulty in applying equation (5.27) often lies in determining the average power dissipation.

Figure 5.9. *Waveforms illustrating that peak junction temperature is a function of switching frequency: (a) lower switching frequency with 10 ms pulse and a 20 per cent duty cycle and (b) high frequency and 1 ms pulse with a duty cycle the same as in (a).*

5.4.2 Pulse response

When a junction dissipates power associated with a single pulse, the junction temperature increases during the pulse and decays to the original temperature after the energy pulse ceases. The junction temperature variation may vary from ambient temperature to a level above the normal maximum operating limit, a change of over 150°C. The upper temperature due to the power pulse can cause silicon damage, if the maximum allowable limit is exceeded too often or by a large amount on just a single occasion.

Equation (5.2) is valid for one dimensional steady state and transient thermal conditions, and the transient temperature equation is given by the first order solution to

$$
P_d = -\frac{\lambda A}{\ell} T + \rho_m A \ell \frac{\delta T}{\delta t}
$$
 (W) (5.28)

The time domain solution for the temperature rise is

$$
\Delta \mathcal{T}\left(t\right) = \Delta \mathcal{T} \times \left(1 - e^{-t/\tau}\right) \tag{5.29}
$$

where the maximum temperature eventually attained if the power pulse were maintained, above ambient, is

↗

$$
\Delta \hat{\mathcal{T}} = \frac{P_d \ell}{\lambda A} = \frac{P_d}{h A} = P_d R_\rho \qquad (K)
$$
\n(5.30)

and the thermal time constant

$$
\tau = \frac{\rho_m \ell^2}{\lambda} = \frac{\text{thermal capacity, J/K}}{\text{power per K, W/K}} \qquad (s)
$$
 (5.31)

The transient thermal impedance *Z^θ* is defined as

$$
Z_{\theta} = r(t_{\rho})R_{\theta} = \frac{\Delta T}{P_d} = \frac{\Delta \hat{T} \times (1 - e^{-t_{\rho}/r})}{\Delta T / R_{\theta}} = (1 - e^{-t_{\rho}/r})R_{\theta}
$$
(5.32)

That is, thermal resistance *R^θ* is modified by the factor *r(tp)* to yield transient thermal impedance *Zθ*:

$$
r(t_p) = \left(1 - e^{-t_p/\tau}\right) \tag{5.33}
$$

This one-dimensional solution assumes a homogeneous thermal conducting material with a single point heat source, producing a uniform heat flow path. Since the practical case is far from ideal, manufacturers provide data for dynamic temperature effects based on the concept termed *thermal impedance*. The thermal solution given by equation (5.29) gives acceptable results when applied to solid carbon resistors (being a homogeneous material), as considered in Chapter 30 (specifically, see Example 30.7).

Example 5.1: *Semiconductor single power pulse capability*

A semiconductor has a thermal capacity (*mc*) of 0.1J/K and a steady state thermal resistance to its case of *R^θ* = 0.5 K/W. If the junction temperature is not to exceed 125°C in a 25°C ambient, determine the allowable power dissipation, hence transient thermal impedance, as a function of single power pulse duration. Plot the results for five time decades, decreasing from 1s.

Solution

The power dissipation per K is

$$
P_{d}/K = \frac{1}{R_{\theta}} = \frac{1}{0.5 \text{K/W}} = 2 \text{W/K}
$$

From equation (5.31) the thermal time constant *τ* is given by

$$
\tau = \frac{\text{thermal capacity, J/K}}{\text{power per K, W/K}} = \frac{0.1 \text{ J/K}}{2 \text{ W/K}} = 0.05 \text{s}
$$

After time t_p , the junction temperature rise from 25°C must not exceed 125°C, that is $\Delta T(t_p)$ = 100K, thus equation (5.29) gives

$$
\Delta \mathcal{T}\left(t_{\rho}\right) = \Delta \hat{\mathcal{T}} \times \left(1 - e^{-t/\tau}\right) = \Delta \hat{\mathcal{T}} \times \left(1 - e^{-t_{\rho}/0.05\,\text{s}}\right) = 100\,\text{K}
$$

As a specific example of the procedure, consider a $t_p = 10$ ms energy pulse.

$$
\Delta\, \mathcal{T}\left(10\text{ms}\right)=\Delta\, \hat{\mathcal{T}}\times\left(1-e^{-10\text{ms}/0.05\text{s}}\right)=100\text{K}
$$

which yields $\Delta\hat{\mathcal{T}}$ = 551.6K. That is, after a long period (>>10ms) the junction temperature would increase by 551.6K. From equation (5.30), this temperature rise corresponds to continuous power of

$$
P_{d} = \frac{\Delta T}{R_{\rho}} = \frac{551.6 \text{K}}{0.5 \text{K/W}} = 1103.3 \text{W}
$$

In 10ms the temperature must only rise 100K, hence, from equation (5.32) the transient thermal impedance *Z^θ* is

$$
Z_{\rho} = r(t_{\rho})R_{\rho} = \frac{\Delta T}{P_{\rho}} = \frac{100 \text{ K}}{1103.3 \text{ W}} = 0.091 \text{ K/W}
$$

Thus the thermal resistance R_{θ} is modified, or normalized, by

$$
r(10\text{ms}) = \frac{Z_{\rho}}{R_{\rho}} = \frac{0.0001 \text{K/W}}{0.5 \text{K/W}} = 0.181
$$

Table 5.7 shows the normalised thermal impedance factor, $r(t_p)$, for other pulse durations, which are plotted in the accompanying figure. Notice the similarity of the single pulse results given for a practical power device in figure 5.10.

Table 5.7: Single pulse data

Figure 5.10 shows the thermal impedance curves for a power-switching device, normalised with respect to the steady-state thermal resistance *Rθ* j-c. The curve labelled ′single pulse′ shows the rise of junction temperature per watt of power dissipated as a function of pulse duration. The thermal impedance for repetitive pulses *Z,* of duty cycle *δ*, can be determined from the single pulse value *z* according to

$$
Z_{\rho}\left(t_{\rho},\delta\right)=\delta+\left(1-\delta\right)Z\left(t_{\rho}\right) \tag{5.34}
$$

Equation (5.12) becomes

$$
P_{\rho} = \frac{\hat{T}_j - T_c}{Z_{\rho}(t_{\rho}, \delta)} = \frac{\hat{T}_j - T_c}{r(t_{\rho})R_{\rho_{j-c}}}
$$
(W) (5.35)

Note that the peak power *P^p* is employed, and then only for thermal analysis from the junction to the case thermal mounting. That is, *Zθ j-c* is the only thermal impedance term that exists. See problem 5.8.

Figure 5.10 shows that at the pulse width minimum extreme, $t_p < 1$ µs, as $z(t_p \rightarrow 0) \rightarrow 1$ in equation (5.34): $\mathop {\lim }\limits_{\sigma \to 0} {{\mathcal{Z}}_{_\theta }}\left({0,\delta } \right) = \delta {R_{_{\theta j - c}}} = r\left({{t_\rho } = 0} \right){R_{_{\theta j - c}}}$ μ t → (5.36)

that is, $r(t_0 \rightarrow 0) \rightarrow \delta$.

Figure 5.10 also shows that at the pulse maximum extreme, that is, t_p > 1s or continuous power dissipation, as $z(t_p\rightarrow 1)$ → 0 in equation (5.34):

$$
\lim_{t_{\rho}\to\infty} Z_{\theta}(\infty,\delta) = R_{\theta j-c} \tag{5.37}
$$

that is, *r(tp→∞)→1,* independent of duty cycle, that is, for all duty cycles*.*

Figure 5.10. *Transient thermal impedance curves; normalised with respect to the steady state thermal resistance, Rθ* j-c*.*

Example 5.2: *A single rectangular power pulse*

A semiconductor with a junction to case thermal resistance of 1 K/W absorbs a single 100W power pulse for 20μs. Based on the thermal impedance characteristics in figure 5.10, what is the expected junction temperature rise, assuming the case-mount temperature does not respond to this short pulse?

Solution

The period for a single power pulse is infinite *T* → ∞, therefore the duty cycle *t_p | T* $\,$ is zero, *δ* = 0.

$$
\Delta \mathcal{T}_{j-c} = \mathcal{P} \times \mathcal{Z}_{\theta j-c} = \mathcal{P} \times \mathcal{r}\left(t_{\rho}\right) \times \mathcal{R}_{\theta j-c}
$$

From figure 5.10, for a single 20μs pulse *r(tp =*20μs*)* = 0.035. The junction temperature change is therefore

$$
\Delta \mathcal{T}_{j-c} = P \times r (t_{p} = 20 \mu s) \times R_{\theta j-c}
$$

$$
= 100 \text{W} \times 0.035 \times 1 \text{K/W} = 3.5 \text{K}
$$

The peak junction temperature will rise to 3.5K above the case mount temperature at the end of the 100W rectangular power pulse. ♣

The basic single rectangular power pulse approach can be extended to analyse composite rectangular power pulses by algebraic superposition of a series of accumulating rectangular pulses. Because each composite power pulse extends to the end of the temperature-calculating period, any positive rectangular pulse is subsequently cancelled by a negative power pulse. The technique is illustrated in example 5.4.

5.4.3 Repetitive transient response

Minimal temperature variation occurs if the power switching period *T* is shorter than the junction to case mount thermal time constant, *T* < *τ,* whence the concept of steady state thermal resistance is applicable, as presented in 5.4.1. When the relative magnitudes are reversed such that *T* > *5 τ,* then the temperature effects of the power pulse die away, and the single pulse transient thermal impedance approach presented in 5.4.2 is applicable.

The transition or boundary between junction operation that can be assumed steady-state junction temperature operation (*T* < *τ)* and that of a series of discrete non-interacting single pulses (*T* > *5 τ)* can be analysed by extending the one-dimensional thermal transient equation (5.29) in conjunction with figure 5.9a. Figure 5.9a shows how the temperature increases from T_1 to T_2 during the time t_0 when power is dissipated, and decreases from T_2 to T_1 during time t₂ when no power is being dissipated by the virtual junction. This increasing and decreasing of the junction temperature occurs cyclically over each period T. Based on equation (5.29) the junction temperature increases exponentially according to

$$
\mathcal{T}\left(t\right) = \Delta \hat{\mathcal{T}} - \left(\Delta \hat{\mathcal{T}} - \mathcal{T}_1\right) e^{-t/\tau} \tag{5.38}
$$

and decreases exponentially according to

$$
\mathcal{T}(t) = \mathcal{T}_2 e^{-t/\tau} \tag{5.39}
$$

where the thermal time constant *τ* and maximum possible junction temperature rise are defined by equations (5.31) and (5.30), respectively. Since these temperature variations are in steady state, the temperature constants T_1 to T_2 can be solve using the boundary conditions. This gives

$$
T_2 = \Delta \hat{T} \frac{1 - e^{-t_p/r}}{1 + e^{-r/r}} \quad \text{and} \quad T_1 = T_2 e^{-t_2/r}
$$
 (5.40)

The junction temperature swing, ΔT is

$$
\Delta T_j = T_2 - T_1 = \Delta \hat{T} \frac{\left(1 - e^{-t_p/r}\right)\left(1 - e^{-t_2/r}\right)}{1 + e^{-r/r}}
$$
\n(5.41)

The maximum variation in junction temperature occurs for square-wave power, that is $t_p = t_2 = \frac{1}{2}T$, $\delta = \frac{1}{2}$:

$$
\Delta \mathcal{T}_j^{\text{max}} = \Delta \hat{\mathcal{T}} \tanh\left(\frac{\mathcal{T}}{4\tau}\right) \tag{5.42}
$$

This equation highlights that the magnitude of the temperature change is highly dependant on the power switching frequency 1/*T* relative to the thermal time constant *τ* of the semiconductor package.

Example 5.3: *Semiconductor transient repetitive power capability*

A semiconductor with a thermal capacity of 0.02J/K and a thermal resistance from the junction to the case of ½K/W, dissipates 100W at a repetition rate of

> *i.* 50Hz *ii.* 300Hz.

By calculating the worst-case junction temperature variation, indicate whether steady-state constant junction temperature-based analysis (a thermal resistance approach) is a valid assumption.

Solution

The long-term junction temperature rise with 100W continuous is given by equation (5.30), which yields

$$
\Delta \hat{\mathcal{T}} = P_d R_\theta = 100 \text{W} \times 1/2 \text{K/W} = 50 \text{K}
$$

The thermal time constant *τ* is given by equation (5.31), giving

$$
\tau = \frac{\text{thermal capacity, J/K}}{\text{power per K, W/K}} = \frac{0.02}{\frac{1}{\gamma_2}} = 0.01 \quad (\text{s})
$$

Worst case temperature variation occurs with a 50% power duty cycle, as given by equation (5.42)

$$
\Delta \mathcal{T}^{\text{max}}_{j} = \Delta \hat{\mathcal{T}} \tanh\left(\frac{\mathcal{T}}{4\tau}\right) = 50 \text{K} \times \tanh\left(\frac{\mathcal{T}}{4 \times 0.01 \text{s}}\right)
$$

From this equation:

at 50Hz, $T = 20$ ms, $\Delta T_j^{\text{max}} = 23.1$ K

at 300Hz,
$$
T = 3.33
$$
ms, $\Delta T_j^{\text{max}} = 4.1$ K

The temperature variation of 4.1K at 300Hz is small compared to the maximum allowable junction temperature, typical between 125°C and 175ºC, thus thermal analysis of this device in a 300Hz application, can be thermal resistance calculation based as presented in 5.4.1. On the other hand, the same device used in a 50Hz application will experience 5.6 times the junction temperature swing. This 23.1K variation represents a significant portion of the allowable junction operating temperature, and could mean a thermal resistance approach is unsafe. A thermal impedance design approach is recommended, as in example 5.2 and 5.4.2.

♣

Example 5.4: *Composite rectangular power pulses*

A semiconductor with a junction to case thermal resistance of 1 K/W absorbs the composite power pulse shown in figure 5.11. Based on the thermal impedance characteristics in figure 5.12, what is the expected junction temperature rise at indicate times *t^x* and *ty*, assuming the case temperature does not respond to this short pulse? That is, the heatsink-case interface temperature is held constant. What is the average junction to case temperature rise, in the repetitive case, *f*=2kHz?

Solution

Figure 5.11. *Composite power pulses: (a) original rectangular pulse; (b) composite rectangular pulse, reference tx; and (c) composite rectangular pulse, reference ty.*

Table 5.8: Rectangular, composite pulse example data

 t_{p2} t_{p6} In figure 5.11b, power pulse *P¹* = 40W lasts for 180μs, which represents a duty cycle of *δ* =180μs/500μs = 0.36. The thermal impedance normalised factor of *r(tp1=*80μs*)* = 0.38 corresponds to *δ* = 0.45 in figure 5.12.

Figure 5.12. *Normalise junction to case-mount thermal impedance characteristics.*

The junction temperature (rise) at t_x , is given by $\mathcal{T}^{t_x}_{j-c} = P_1 Z^{\psi 1}_{\theta j-c} - P_1 Z^{\psi 2}_{\theta j-c} + P_2 Z^{\psi 3}_{\theta j-c} - P_2 Z^{\psi 4}_{\theta j-c} + P_3 Z^{\psi 4}_{\theta j-c}$

The junction temperature (rise) at *ty*, is given by $\mathcal{T}_{j-c}^{t_{\gamma}} = P_2 Z_{\theta j-c}^{\theta 5} - P_2 Z_{\theta j-c}^{\theta 6} + P_3 Z_{\theta j-c}^{\theta 6} - P_3 Z_{\theta j-c}^{\theta 7} + P_1 Z_{\theta j-c}^{\theta 8}$

t^x repetitive

 $T_{j-c}^{t_x} = 40 \times Z_{\theta j-c}^{\theta 1} - 40 \times Z_{\theta j-c}^{\theta 2} + 20 \times Z_{\theta j-c}^{\theta 3} - 20 \times Z_{\theta j-c}^{\theta 4} + 100 \times Z_{\theta j-c}^{\theta 4}$ = 40 × 0.38 × 1K/W – 40 × 0.36 × 1K/W + 20 × 0.35 × 1K/W – 20 × 0.075 × 1K/W + 100 × 0.075 × 1K/W $= 13.8K$

t^x single pulse

$$
T_{j-c}^{t_x} = 40 \times Z_{\theta j-c}^{\psi 1} - 40 \times Z_{\theta j-c}^{\psi 2} + 20 \times Z_{\theta j-c}^{\psi 3} - 20 \times Z_{\theta j-c}^{\psi 4} + 100 \times Z_{\theta j-c}^{\psi 4}
$$

= 40 × 0.06 × 1K/W – 40 × 0.055 × 1K/W + 20 × 0.05 × 1K/W – 20 × 0.025 × 1K/W + 100 × 0.025 × 1K/W
= 2.7K

t^y repetitive

 ${\cal T}^{t_{\gamma}}_{j-c}=20\times {\cal Z}^{\psi 5}_{\theta j-c}-20\times {\cal Z}^{\psi 6}_{\theta j-c}+100\times {\cal Z}^{\psi 6}_{\theta j-c}-100\times {\cal Z}^{\psi 7}_{\theta j-c}+100\times {\cal Z}^{\psi 8}_{\theta j-c}$ \sim 20 \times 0.96 \times 1K/W $-$ 20 \times 0.73 \times 1K/W $+$ 100 \times 0.73 \times 1K/W $-$ 100 \times 0.67 \times 1K/W $+$ 40 \times 0.035 \times 1K/W $= 12.2K$

t^y single pulse

 ${\cal T}^{t_{\gamma}}_{j-c}=20\times Z^{p5}_{\theta j-c}-20\times Z^{p6}_{\theta j-c}+100\times Z^{p6}_{\theta j-c}-100\times Z^{p7}_{\theta j-c}+100\times Z^{p8}_{\theta j-c}$ \sim 20 \times 0.10 \times 1K/W $-$ 20 \times 0.085 \times 1K/W + 100 \times 0.085 \times 1K/W $-$ 100 \times 0.08 \times 1K/W + 40 \times 0.015 \times 1K/W $= 1.4K$

In the repetitive composite pulse case, the average power dissipated over 500μs is $\frac{10 \text{ }\mu\text{s} \times 40 \text{W} + 120 \text{ }\mu\text{s} \times 20 \text{W} + 30 \text{ }\mu\text{s} \times 100 \text{W}}{11.6 \text{W}} = 11.6 \text{W}$

500μs The average junction to case mounting temperature rise is $T_{j-c} = P_{\text{ave}} \times R_{\theta j-c} = 11.6 \text{W} \times 1 \text{K/W} = 11.6 \text{K}$

Non-rectangular power pulses

The concept and characterisation of thermal impedance is based on rectangular power pulses. Non-rectangular pulses are converted to equivalent energy, rectangular pulses having the same peak power, *Pp*, of duration *tp*, as shown in figure 5.13. The resultant rectangular power pulse will raise the junction temperature higher than any other wave shape with the same peak and average values, since it concentrates its heating effects into a shorter period of time, thus minimising cooling during the pulse. Worst case semiconductor thermal conditions result. Improved thermal accuracy is obtained if each non-rectangular pulse is further sub-divided into numerous equivalent total energy rectangular pulses, as considered in example 5.5.

♣

Figure 5.13. *Conversion of non-rectangular power pulse (a) into equivalent rectangular pulse (b).*

Example 5.5: *Non-rectangular power pulses*

Switch losses are a series of triangular power pulses rising linearly to 100W in 100μs after switch turn-on. If the thermal resistance of the junction to case mounting is 1 K/W and the thermal impedance characteristics are represented by figure 5.15, calculate the case to junction peak temperature rise for

- i. A single pulse, $T \rightarrow \infty$
- ii. 50% power duty cycle, *T* = 200μs
- iii. 10% duty cycle, *T* = 1000μs

Represent the triangular power pulses by firstly one equivalent rectangular power pulse, secondly two equivalent rectangular power pulses, and compare the predicted peak junction temperature rise results. Assume the case temperature is maintained at a constant temperature.

Where applicable, calculate the average junction to case thermal mounting temperature drop, *Tj-c*.

Solution

Each saw-tooth power pulse is represented by a single rectangular power pulse, 100W and 50μs duration in figure 5.14, therein fulfilling the requirements of the same maximum power occurring simultaneously in both waveforms and both containing the same energy, area.

Figure 5.14 also shows the two rectangular pulse representations, where successive 50μs portions of the triangle are represent by pulses, 100W, 37.5μs and 50W, 25μs, such that the total area is maintained and the peak junction temperature rise occurs at the end of the power pulse sequence. The two pulses are subsequently decomposed into three equivalent composite rectangular power pulses, which sum at any time to give the original two rectangular pulses.

Figure 5.14. *Transient thermal impedance curves; normalised with respect to the steady state thermal resistance, Rθ* j-c*.*

The thermal impedance normalising factor $r(t_p)$ for the applicable device can be read from figure 5.15, using the pulse periods and duty cycles shown in figure 5.14, and are shown in Table 5.9.

Figure 5.15. *Transient thermal impedance curves; normalised with respect to the steady state thermal resistance, Rθ* j-c*.*

		One composite power pulse	Two composite power pulses		
Pulse duration		t_{p}	t_{p1}	t_{p2}	t_{p3}
		$50µ$ s	75 _µ s	$37.5\mu s$	$50µ$ s
Single pulse $T \rightarrow \infty$	$\delta = t_p/T$	Ω	$\mathbf 0$	0	$\mathbf 0$
	$r(t_p)$	0.045	0.04	0.040	0.045
50% duty cycle $T = 200 \mu s$	$\delta = t_p/T$	$\frac{1}{4}$	$\frac{3}{8}$	0.188	$\frac{1}{4}$
	$r(t_p)$	0.32	0.40	0.22	0.32
10% duty cycle $T = 1000 \mu s$	$\delta = t_p/T$	0.05	0.075	0.0375	0.05
	$r(t_p)$	0.08	0.12	0.066	0.08

Table 5.9: Non-rectangular, composite pulse example data

For a single pulse rectangular power waveform

 $\Delta\, {\mathcal{ T}}_{j-c} = {\mathcal{P}} \times {\mathcal{Z}}_{\scriptscriptstyle \partial j-c} = {\mathcal{P}} \times {\mathcal{r}}\left(t_{\scriptscriptstyle \rho}\right) \times R_{\scriptscriptstyle \partial j-c}$ $=100$ W \times $r\left(t_{_{\scriptscriptstyle{P}}}=50$ µs $\right) \times$ 1K/W

For a single pulse, *δ =*0

 $\Delta\, {\mathcal T}_{j-c} = 100 \mathsf{W} \times {\mathcal r}\left(t_{\rho} = 50 \mathsf{\mu s}\right) \times 1 \mathsf{K} / \mathsf{W}$ = 100W \times 0.045 \times 1K/W = 4.5K For a 50% duty cycle, *δ =* 0.5 $\Delta\, {\mathcal T}_{j-c} = 100 \mathsf{W} \times {\mathcal r}\left(t_{\rho} = 50 \mathsf{\mu s}\right) \times 1 \mathsf{K} / \mathsf{W}$ = 100W \times 0.32 \times 1K/W = 32K For a 10% duty cycle, *δ =* 0.1 $\Delta\, {\mathcal T}_{j-c} = 100 \mathsf{W} \times {\mathcal r}\left(t_{_{\rho}} = 50 \mathsf{\mu s}\right) \times 1 \mathsf{K} / \mathsf{W}$ = 100W \times 0.08 \times 1K/W = 8K

For a two pulse rectangular power waveform representation $= P_1 \times r(t_{p1}) \times R_{\theta j-c \ t1} - P_1 \times r(t_{p3}) \times R_{\theta j-c \ t3} + P_2 \times r(t_{p2}) \times Z_{\theta j-c \ t2}$ $\tau = 50$ W \times r $\left(t_{\rho 1} = 75$ µs $\right)$ \times 1K/W $-$ 50W \times r $\left(t_{\rho 3} = 50$ µs $\right)$ \times 1K/W $+$ 100W \times r $\left(t_{\rho 2} = 37.5$ µs $\right)$ \times 1K/W Δ T_{j-c} = $P_1 \times Z_{\theta j-c\tau 1} - P_1 \times Z_{\theta j-c\tau 3} + P_2 \times Z_{\theta j-c\tau 2}$

For a single pulse, *δ =* 0 $\Delta\,{\cal T}_{j-c} = 50$ W \times $r\left(t_{\rho1} = 75$ µs $\right) \times 1$ K/W 50 W \times $r\left(t_{\rho3} = 50$ µs $\right) \times 1$ K/W $+$ 100 W \times $r\left(t_{\rho2} = 37.5$ µs $\right) \times 1$ K/W = 50W \times 0.04 \times 1K/W $-$ 50W \times 0.045 \times 1K/W $+$ 100W \times 0.04 \times 1K/W $= 3.75K$ For a 50% duty cycle, *δ =* 0.5 $\Delta\,{\cal T}_{j-c} = 50$ W \times $r\left(t_{\rho1} = 75$ µs $\right) \times 1$ K/W 50 W \times $r\left(t_{\rho3} = 50$ µs $\right) \times 1$ K/W $+$ 100 W \times $r\left(t_{\rho2} = 37.5$ µs $\right) \times 1$ K/W = 50W \times 0.40 \times 1K/W $-$ 50W \times 0.32 \times 1K/W $+$ 100W \times 0.22 \times 1K/W $= 26K$ For a 10% duty cycle, *δ =* 0.1 $\Delta\,{\cal T}_{j-c} = 50$ W \times $r\left(t_{\rho1} = 75$ µs $\right) \times 1$ K/W 50 W \times $r\left(t_{\rho3} = 50$ µs $\right) \times 1$ K/W $+$ 100 W \times $r\left(t_{\rho2} = 37.5$ µs $\right) \times 1$ K/W = 50W \times 0.12 \times 1K/W $-$ 50W \times 0.08 \times 1K/W $+$ 100W \times 0.066 \times 1K/W $= 8.6K$

The average junction to case temperature for a single pulse is zero, and the average junction temperature is the heatsink/ambient temperature.

The average junction to case temperature during repetitive operation is independent of whether one or two composite rectangular pulses are used to analyse the saw-tooth pulse pulses, since both model the same original power waveform, each having the same waveform area, energy. The junction to case temperature is dependent on the duty cycle, which specifies the average power dissipation.

$$
\overline{P}_d = \frac{\text{sawtooth area}}{T}
$$

$$
= \frac{1/2 \times 100 \text{ W} \times 100 \text{ }\text{ }\text{ }\text{ }\text{ }= \delta \times 50 \text{ W}}
$$

Thus the average case to junction temperature drop is

$$
T_{j-c} = \overline{P}_d \times R_{\theta j-c}
$$

= $\delta \times 50W \times 1K/W = 50 \times \delta K$

For 50% and 10% duty cycles, this gives average temperature drops of 25K and 5K respectively.

Both rectangular composite power pulse decomposition assumptions produce similar thermal results. At cycle frequencies of 5kHz and 1kHz, together with high duty cycles, the peak junction temperature is marginally higher than the average junction temperature. Using the concept of thermal resistance is adequate under the switching frequency and duty cycle conditions of this problem.

♣

5.5 Average power dissipation

Two commonly used empirical methods for determining power dissipation *P^d* are

- graphical integration and
- power superposition.

5.5.1 Graphical integration

Graphical integration may be formulated by digitally storing a complete cycle of test device voltage and current under limiting steady-state temperature conditions. Each voltage and current time-corresponding pair are multiplied together to give instantaneous values of power loss. Numerical integration techniques are then employed to give the average power dissipation.

5.5.2 Practical superposition

This technique is based on substituting a smooth dc voltage source for a complex waveform. A two-pole, two-position switching arrangement is used, which firstly allows operation of the load with the device under test, until the monitored case temperature stabilises. Then, by throwing the switch to the test mode position, the device under test (DUT) is connected to a dc power supply, while the other pole of the switch supplies the normal power to the load to keep it operating at full power level conditions. The dc supply is adjusted so that the semiconductor case temperature remains approximately constant when the switch is thrown to each position for about 10 seconds. The dc source voltage and current values are multiplied together to obtain the average power dissipated.

5.6 Power losses from manufacturers' data sheets

The total power dissipation P_d is the sum of the switching transition loss P_s , the on-conduction loss P_d , drive input device loss *PG,* and the off-state leakage loss *Pℓ*.

The average total power loss is given by

$$
P_d = f_s \int_0^{1/f_s} v(t) \, i(t) \, dt \tag{W}
$$

where *fs* is the switching frequency and *v(t)* and *i(t)* are the device instantaneous voltage and current over one complete cycle of period 1/*fs*. The usual technique for determining total power loss is to evaluate and sum together each of the individual average power loss components.

5.6.1 Switching transition power loss, P^s

Figure 5.16 shows typical power device voltage-current switching waveforms. Normally an exact solution is not required and an approximation based on straight-line switching intervals is usually adequate. For a resistive load, as derived in Chapter 7

$$
P_s = \frac{1}{6} V_s I_m \tau f_s \tag{5.44}
$$

and for an inductive load, as derived in Chapter 7

$$
P_s = \frac{1}{2} V_s I_m \tau f_s \tag{5.45}
$$

where *τ* is the period of the switching interval (both on and off), and *V^s* and *I^m* are the maximum voltage and current levels as shown in figure 5.16. Switching losses occur at both turn-on and turn-off.

5.6.2 Off-state leakage power loss, Pℓ

During the switched-off period, a small, exponentially temperature dependent current *Iℓ,* will flow through the switch. The loss due to this leakage current is

$$
P_{\ell} = I_{\ell} V_s (1 - \delta) \tag{5.46}
$$

where *δ* is the on-time duty cycle of the switch. Normally *Pℓ* is only a small part of the total loss so that the error in neglecting *Pℓ* is not significant.

Figure 5.16. *Typical voltage and current at turn-off switching transition for: (a) an inductive load and (b) a resistive load. Current and voltage are interchanged at turn-on.*

5.6.3 Conduction power loss, P^c

The average conduction power loss under a steady-state current condition is given by $P_c = \delta I_{on} V_{on}$ (W) (5.47)

although equation (5.43) is valid in the general case when the integration is performed over the interval corresponding to *δ*.

The conduction loss for the MOSFET is usually expressed in terms of its on-state resistance (equations (3.16) and (4.12))

$$
P_c = I_{d(ms)}^2 R_{ds(\text{on})}
$$

\n
$$
\approx I_{d(ms)}^2 R_{ds(\text{on})} (25^{\circ}C) \left\{ 1 + \frac{\alpha}{100} \right\}^{T_j - 25^{\circ}C}
$$
 (W) (5.48)

where α is the temperature coefficient of the on-state resistance, which is positive. A linear resistance approximation of equation (5.48) is accurate above 25°C if α is small, such that P_c can be approximated by

$$
P_c \approx I_{d\,(ms)}^2 R_{ds\,(on)}(25^{\circ}\text{C})\left\{1 + \alpha\left(\mathcal{T}_j - 25^{\circ}\text{C}\right)\right\} \tag{W}
$$

5.6.4 Drive input device power loss, P^G

A portion of the drive power is dissipated in the controlling junction or, in the case of the MOSFET, in the internal gate resistance. Usually more power is dissipated in the actual external drive circuit resistance. Drive input loss is normally small and insignificant compared with other losses, and can usually be ignored.

Two possible exceptions are:

 One notable exception is in the case of the power GTO thyristor, where continuous gate drive is used to avoid loss of latching or when the holding current is high. The holding current can be 3% of the anode current thus, the gate to cathode junction loss can be included in the total loss calculation for better accuracy. Thus, for a gate junction voltage V_{GC} the gate losses are given by $\mathcal{P}_{_{\mathcal{G}}} = \delta \; I_{_{\mathcal{G}}} \mathcal{V}_{_{\mathcal{G}\mathcal{C}}}$ (5.50)

The recovery loss of the gate commutated thyristor (GCT) cathode junction can be included since it is significant because the full anode current is extracted from the gate, thus is involved in recovery of the cathode junction.

 A second exception is the MOSFET and IGBT at high switching frequencies, >50kHz, when the loss in the device, associated with providing the gate charge Q_T is given by equation (4.36):

$$
P_G(R_{\text{int}}) = V_{gg} Q_r f_s \frac{R_{G_{\text{int}}}}{R_{G_{\text{int}}} + R_{\text{ext}}}
$$
 (W) (5.51)

5.7 Heat-sinking design cases

Heat-sink design is essentially the same for all power devices, but the method of determining power loss varies significantly from device type to device type. The information given in data sheets, in conjunction with the appropriate equation in Table 5.11, allows the designer to calculate power semiconductor thermal rating for a variety of conditions.

Generally, heatsink design is more readily visualised if a thermal equivalent electrical circuit model approach is adopted, as shown in figure 5.1. The equivalence of parameters is shown in Table 5.10. The examples to follow illustrate the approach.

thermal parameter			thermo-electric model			magnetic model		
temperature drop	Kelvin	ΔT	potential difference	Volts	ΔV	magneto motive force	Amp-turn	\mathfrak{I}
power dissipated	Watts	P	current flow	Amps		flux	Wb	Φ
thermal resistance	K/W	R_θ	Ohm's resistance	Ohms	R	reluctance	Amp-turn s/Wb	Я

Table 5.10: Thermal equivalent electrical circuit parameters

5.7.1 Heat-sinking for diodes and thyristors

At low switching frequencies (<100 Hz), switching loss can be ignored, so that in the case of rectifying diodes or converter-grade thyristors, 50 to 60 Hz, switching loss can usually be ignored. Fast-recovery power diodes switching at less than 500Hz can also have switching losses neglected at low *VA* levels.

5.7.1i - Low-frequency switching

At a given current level *I^F* and on-time duty cycle *δ*, on-state power loss can be read directly from the manufacturers' data. Figure 5.17a illustrates loss for square-wave power pulses, while figure 5.17b illustrates loss in the case of half-wave sinusoidal current. Figure 5.17b gives energy loss per cycle, which may be converted to power when multiplied by the sinusoidal pulse frequency.

Thyristor loss due to the current waveform initial rate of rise of current, *di/dt*, can be incorporated and its contribution is added into the manufacturers' conduction loss data for a given device type.

5.7.1ii - High-frequency switching

At device operating frequencies greater than about 100 Hz, fast-recovery diodes are normally employed and at about 500Hz, switching losses must be added to the on-state conduction loss. Diode turn-off loss is usually more significant than turn-on loss. Manufacturers provide maximum reverse recovery charge, *QR*, characteristics as shown in figure 5.18. The reverse recovery charge is a linear function of temperature and between the given junction temperatures of 25°C in figure 5.18a and 150°C in figure 5.18b, interpolation of *Q^R* is used.

The reverse recovery W.s/pulse, *JR*, can be approximated by

$$
J_R = V_R Q_R
$$
 (J)

(5.52)

where V_R is the reverse voltage applied to the diode just after turn-off. Losses are lower since the diode only supports voltage once peak reverse recovery has occurred (at the peak of the reverse current). The reverse recovery average power loss is given by

$$
P_s \approx V_R Q_R f_s \tag{5.53}
$$

The total average power loss is the algebraic sum of the steady-state conduction loss and the recovery loss.

Figure 5.17. *Diode on-state energy loss at low frequency as a function of forward current for: (a) squarewave power pulses and (b) sinusoidal power pulses.*

Figure 5.18. *Reverse recovery charge as a function of forward current and dIF/dt at: (a) 25°C and (b) 150°C junction temperature.*

Table 5.11: Power rating equations based on thermal considerations

Example 5.6: *Heat-sink design for a diode*

A fast-recovery diode switches 60 A rectangular current pulses at 10kHz. The off-state bias is 400V and the external circuit inductance limits the reverse *dIF /dt* to 100A/μs. If the device junction-to-case thermal resistance is 0.7K/W, calculate the minimum heat-sink size requirement with a 50 per cent conduction duty cycle, if the maximum ambient temperature is 40°C.

Solution

The steady-state loss given from figure 5.17a is about 40 W when using $I_{F(A|V)} = 30A$ for $\delta = 0.5$. Minimum possible heat-sinking thermal resistance requirements occur when T_j is a maximum, that is 150°C from figure 5.18b. From figure 5.18b, for dI ^{*F*}/ dt = 100 A/µs and I ^{*F*} = 60A, the maximum reverse recovery charge is 1.3μC. The switching power loss (over estimate) is given by

$$
P_s = Q_R V_R f_s
$$

= 1.3 \mu C \times 400 V \times 10 kHz = 5.2 W

The total power loss is therefore

$$
P_d = 40 + 5.2 = 45.2W
$$

163 *Power Electronics*

Since the frequency and duty cycle are both high, the concept of thermal resistance is appropriate; that is $T_i = T_a + P_d (R_{\theta i c} + R_{\theta c a})$

Therefore

whence

$$
R_{\text{Qca}} = 1.73 \text{ K/W}
$$

 $150V = 40V + 45.2A \times (0.7\Omega + R_{\text{ac}})$

Figure 5.6b shows that a minimum of 50mm length of matt black heat sink is required. This assumes that the case-to-sink thermal resistance is negligible. In order to improve device reliability and lifetime, operation at $\, {\cal T}_j \,$ is avoided. A derating of 40 to 50°C significantly reduces junction thermal fatigue and can $\,$ result in a tenfold improvement in reliability. To restrict $\, {\cal T}_{j} \,$ to 100°C, $R_{\theta\, \text{c-a}}{=}\, 0.7 \text{K/W},$ necessitating 120 mm of the heat sink as characterised in figure 5.6b. The flatness of the *R^θ* s-a curve means that the effectiveness of the heat sink is diminished and either a wider sink of the same length or a shorter length of a profile offering lower thermal resistance would be more effective in reducing device thermal fatigue.

♣

5.7.2 Heat-sinking for IGBTs

Externally, the IGBT conduction loss is related to the gate voltage and the collector current magnitude, which specify the on-state voltage. No simple power loss characteristic is possible, as in figure 5.17 for the diode and thyristor. Fortunately, the power switching IGBT is used in such a way that its on-state collector-emitter voltage is near constant, whence conduction loss is given by

$$
P_c = \delta V_{ce} \overline{I}_c \tag{5.54}
$$

(in units of the electrical dual)

Example 5.7: *Heat-sink design for an IGBT- repetitive operation at a high duty cycle*

A power IGBT is used to switch a 20A, 100V inductive load at 10 kHz. The transistor maximum on-state duty cycle is 90 per cent and the device has a junction-to-case thermal resistance of 0.7K/W. The transistor on-state voltage is maintained at 2V and the switch-on and switch-off times are 1 and 2 μs respectively. If the junction temperature is not to exceed 125°C with a maximum ambient temperature of 35°C, what is the minimum heat-sink requirement? Assume that the transistor is in a T0247 package, which is mounted directly on the heat sink but with interface silicone grease used.

Solution

Since both the duty cycle and switching frequency are high, the peak junction temperature is approximated by the average junction temperature. That is, the concept of thermal resistance is valid. The on-state power loss is given by

$$
P_c = \delta v_{ce} I_c = 0.9 \times 20 \times 20A = 36 W
$$

From equation (5.45), the switching losses for an inductive load are

$$
P_s = P_{s(\text{on})} + P_{s(\text{off})}
$$

= 1/2×100V × 20A × (1µs + 2µs) × 10 kHz = 30 W
Total power losses P_d are 36W+30W = 66 W.

From

$$
\hat{\mathcal{T}}_j = \mathcal{T}_a + P_d (R_{\theta j \text{-} c} + R_{\theta c \text{-} s} + R_{\theta s \text{-} a})
$$

125°C = 35°C + 66W × (0.7 + 0.1 + R_{\theta s \text{-} a})

$$
R_{\theta c \text{-} a} = 0.56 \text{ K/W}
$$

Therefore

The case-to-heat-sink thermal resistance value of 0.1K/W for a T0247 non-insulated case using silicone thermal grease was obtained from Table 5.1. To obtain the minimum heat-sink thermal resistance of 0.56K/W, 150 mm of the heat sink with cross-section shown in figure 5.6a is required. Clearly, a sink profile that has a lower thermal resistance per unit length would be more suitable.

5.7.3 Heat-sinking for power MOSFETs

Switching losses in MOSFETs tend to be low at frequencies below 20 kHz and therefore may be neglected, along with gate and off-state losses. Conduction loss is generally expressed in terms of the on-state resistance as *I ²R* loss. The first step in the thermal design is to determine the total power dissipation in the device, which is generally dominated by the conduction loss. Determination of this loss is not trivial since, while the power dissipation determines junction temperature, the power dissipation itself is a function of junction temperature, because the on-state resistance increases with temperature, as shown in figure 3.13.

Example 5.8: *Heat-sink for a MOSFET - repetitive operation at high peak current, low duty cycle*

Find the thermal resistance of the heat sink needed for a MOSFET conducting a repetitive 20A rectangular current waveform. On-time is 10μs, duty cycle is 0.1 per cent, and the maximum ambient temperature is 40°C. Assume *Rds* (on) at 150°C and 20 A is 5 Ohms, and *R^θ* j-c = 1.5 K/W.

Solution

Since the on-state duty cycle and switching frequency are both low, the peak junction temperature at the end of the on-period will be significantly different from the average junction temperature. The concept of thermal resistance from the junction to the case is therefore invalid; rather the concept of thermal impedance is used.

The peak power per pulse = $P_p = I^2R = 20^2 \times 5\Omega = 2 \times 10^3$ W

 $T_c = 60$ °C

Using a thermal impedance basis, the case temperature is given by

$$
T_j = T_c + P_p \times Z_{\theta j c}
$$

=
$$
T_c + P_p r(t_p) R_{\theta j c}
$$

where *r(tp)* is the transient thermal impedance factor for the junction-to-case. For a 10 μs pulse from figure 5.10, $r(t_p)$ = 0.03, assuming δ = 0.001≈ a single pulse condition, thus

$$
150^{\circ}\text{C} = T_c + 2 \times 10^3 \times 0.03 \times 1.5 = T_c + 90^{\circ}\text{C}
$$

that is

The average junction temperature is

$$
T_{j} = T_{c} + \overline{P}_{d}R_{\theta_{j-c}} = T_{c} + \delta P_{d}R_{\theta_{j-c}}
$$

= 60°C + 0.1% × 2 × 10³ W × 1.5°C/W
= 60°C + 3°C = 63°C

Although the average junction temperature is only 3°C above the case temperature of 60°C, the peak junction temperature reaches 150°C.

Because of the heat-sink thermal inertia, the concept of thermal resistance and average power are used for calculations involving the heatsink. That is

$$
T_c = T_a + \overline{P}_d R_{\text{Oca}} = T_a + \delta P_d R_{\text{Oca}}
$$

60°C = 40°C + 0.001 × 2 × 10³ × R_{oca}

thus
$$
R_{\text{gen}} = 10 \text{ K/W}
$$

The heat sink of cross-section shown in figure 5.6a is not suitable in this application, and one of a much smaller surface area is applicable. A heatsink may not be necessary since the package thermal resistance $R_{\theta c-a}$, shown in figure 5.1, may be less than 10K/W, there in satisfying equation (5.17). See problem 5.6.

♣

If the junction operating temperature is unknown but can be assumed greater than 25°C, from equation (5.49), the total power loss can be expressed as

$$
P_d = P_o + I_{d(\text{rms})}^2 R_{d\text{(cm)}} (25^{\circ}\text{C}) \{1 + \alpha (\mathcal{T}_j - 25^{\circ}\text{C})\}
$$
 (W) (5.55)

where P_o represents all losses other than the conduction loss, and is assumed temperature independent. The temperature coefficient α for R_{ds} (on)(25°C) is positive, typically 1 per cent/K as indicated in figure 3.13. The usual thermal equality holds, that is

$$
T_j = T_a + R_{\theta j \cdot a} P_d \qquad (K) \qquad (5.56)
$$

Combining equations (5.55) and (5.56) by eliminating *T^j* yields

$$
P_d = \frac{P_o + I_{d(\text{rms})}^2 R_{ds(\text{on})} (25^{\circ}\text{C}) \{1 + \alpha \left(T_a - 25^{\circ}\text{C}\right)\}}{1 - I_{d(\text{rms})}^2 R_{ds(\text{on})} (25^{\circ}\text{C}) \alpha R_{\theta_{\text{J-a}}}}
$$
(W) (5.57)

The denominator yields an asymptotic maximum drain current of

$$
I_{d(\text{rms})} = \frac{1}{\sqrt{R_{d\text{s}(on)}(25^{\circ}\text{C}) \alpha R_{\theta j c}}}
$$
(A) (5.58)

at which current thermal runaway would result. In practice, insufficient gate voltage is available and the device would leave the constant-resistance region and enter the constant-current region, where the above analysis is invalid.

Example 5.9: *Heat-sink design for a MOSFET - repetitive operation at high duty cycle*

A power MOSFET switches 5 A rms at 10 kHz with a maximum on-state duty cycle of 90 per cent. The junction-to-case thermal resistance is 0.7 K/W, the maximum ambient temperature 35°C, and on-state resistance at 25°C is 1 Ohm. If the heat-sink arrangement yields an effective case-to-ambient thermal resistance of 1.3 K/W and α = 0.01 /K, what is the junction operating temperature?

Solution

Since the switching frequency and duty cycle are both relatively high, the thermal resistance concept based on average junction power dissipation is valid.

Assuming zero losses other than conduction losses, then *P^o* = 0. Equations (5.55) and (5.56) rearranged to eliminate *P^d* yield

$$
T_{j} = \frac{T_{a} + R_{\theta j a} I_{d(\text{rms})}^{2} R_{dS(\text{cm})} (25^{\circ}C) \{1 - 25\alpha \}}{1 - \alpha R_{\theta j a} I_{d(\text{rms})}^{2} R_{dS(\text{cm})} (25^{\circ}C)}
$$
(W) (5.59)

Assuming typical $\alpha = 0.01/K$ and R_{θ} j-a= R_{θ} j-c+ R_{θ} c-a

$$
T_{j} = \frac{35\degree C + 2 \times 5^{2} \times 1\Omega \times (1 - 25 \times 0.01)}{1 - 0.01 \times 2 \times 5^{2} \times 1\Omega} = 145\degree C
$$

Example 5.10: *Two thermal elements on a common heatsink*

A dc chopper has a MOSFET switch that dissipates 40W and a load freewheel diode that dissipates 20W. Each power device is mounted on a common heatsink. The MOSFET has a junction-to-case thermal resistance of 0.7K/W and a case-to-heatsink thermal resistance of 0.5K/W. The diode has a junction-to-case thermal resistance of 0.8K/W and a case-to-heatsink thermal resistance of 0.6K/W.

- *i.* Determine the maximum heatsink thermal resistance that maintains both junction temperatures below 90°C in a 30°C ambient.
- *ii.* Semiconductor lifetime approximately doubles for every 10°C decrease in junction temperature. If the heatsink in the previous case is fan cooled, estimate the lifetime improvement if the heatsink thermal impedance is halved with fan cooling.
- *iii.* If the load current is constant (25A) and the switch and diode on-state voltages are the same, determine the chopper on-time duty cycle and device instantaneous losses assuming no switching losses (only on-state losses).

Solution

i. Applying Kirchhoff's voltage law to each loop of the equivalent thermal circuit shown gives:

$$
T_{Dj} - T_{hs} = 20W \times (0.8K/W + 0.6K/W) = 28°C
$$

$$
T_{Tj} - T_{hs} = 40W \times (0.7K/W + 0.5K/W) = 48°C
$$

Since both semiconductor devices are mounted on the same heatsink, *Ths* is the same in each case, the MOSFET virtual junction will operate 20°C hotter than the diode junction. Therefore the MOSFET junction temperature should not exceed 90°C, that is

$$
90^{\circ}C - T_{hs} = 40W \times (0.7K/W + 0.5K/W) = 48^{\circ}C
$$

giving a heat sink surface temperature of 90° C - 48° C = 42° C and a diode junction temperature of 42° C + 28° C = 70 $^{\circ}$ C. The heatsink thermal resistance requirement is

$$
T_{hs} - T_a = 42^{\circ}\text{C} - 30^{\circ}\text{C} = R_{\theta h s - a} \times (40 \text{W} + 20 \text{W})
$$
\n
$$
R_{\theta h s - a} = 42^{\circ}\text{C} - 30^{\circ}\text{C}
$$
\n
$$
R_{\theta h s - a} = 42^{\circ}\text{C} - 30^{\circ}\text{C}
$$
\n
$$
40\text{W} + 20\text{W} = 12^{\circ}\text{C}
$$
\n
$$
60\text{W} = 0.2 \text{K/W}
$$
\n
$$
m = 0.2 \text{K/W}
$$
\n
$$
m = 0.2 \text{K/W}
$$
\n
$$
P_{\theta} = P_{\theta} + \text{MeV}
$$
\n
$$
P_{\theta} = P_{\theta} + \
$$

The junction temperature of each device has decreased by about 6°C, so although the lifetime will have increased, lifetime improvement is not doubled. Device package thermal properties are more dominant than the heatsink in determining junction temperatures.

iii. If the on-state duty cycle is *δ* and the instantaneous device losses are both *P* (since the on-state voltage is the same for both devices and the current is constant hence the same for both when each device conducts) then

$$
\begin{array}{ll}\n\text{mosfet} & \delta P = 40 \text{W} \\
\text{diode} & \left(1 - \delta\right) P = 20 \text{W}\n\end{array}
$$

Summing these two equations gives an instantaneous loss of $P = 60W$, whence a switch on-state duty cycle of $\delta = \frac{2}{3}$, that is the switch conducts for 66²/₃% of the cycle period. The diode on-state voltage is therefore 60W/30A = 2.0V and the MOSFET on-state resistance is 60W/30A² = 67m Ω .

♣

Example 5.11: *Six thermal elements (on a common substrate) in a common package*

A three-phase full-wave diode rectifier package consists of six-diode die within a single module. The junction-to-case thermal resistance of each die is 0.24K/W. The module is mounted on a heatsink with a module-to-heatsink contact thermal resistance of 0.2K/W and a heatsink-to-ambient thermal resistance of 0.1K/W. The maximum ambient temperature is 30°C and the highly inductive load current is constant at 100A. If the diode on-state voltage is 1V, determine

- *i.* the diode junction temperature
- *ii.* the current to double the rectifier lifetime (decrease junction temperature by 10° C)
- *iii.* the heatsink to double the rectifier bridge lifetime (at 100A).

Solution

i. During rectification, two diodes always conduct therefore total module conduction losses are

$$
P_{M} = 2 \times I_{o} \times V_{Don} = 2 \times 100 \text{A} \times 1 \text{V} = 200 \text{W}
$$

The figure shows how the six thermal paths can be reduced to the simplified equivalent thermal model on the right.

Applying Kirchhoff's voltage law

$$
T_j - T_a = P_M \times (\frac{1}{6} R_{\theta j-c} + R_{\theta c-hs} + R_{\theta bs-a})
$$

\n
$$
T_j - 30^{\circ}\text{C} = 200 \text{W} \times (\frac{1}{6} \times 0.24 \text{K/W} + 0.2 \text{K/W} + 0.1 \text{K/W})
$$

\n
$$
\Rightarrow T_j = 98^{\circ}\text{C}
$$

ii. If the current is reduced so as to decrease the diode junction temperature by 10°C then

64W

Ta **=30°C** 167 *Power Electronics*

$$
T_j - T_a = P_M \times (16 R_{\theta j - c} + R_{\theta c - h s} + R_{\theta h s - a})
$$

88°C - 30°C = $P_M \times (16 \times 0.24 \text{K/W} + 0.2 \text{K/W} + 0.1 \text{K/W}) \implies P_M = 170.6 \text{W}$

Assuming the diode on-state voltage drop is independent of current, that is remains 1V then
 $P = 3 \times I \times 1$

$$
P_M = 2 \times I_o \times V_{Don}
$$

170.6W = $2 \times I_o \times 1$ V $\implies I_o = 85.3$ A

iii. When the junction temperature is reduced by 10°C to 88°C by decreasing the heatsink thermal resistance, and the constant load current is maintained at 100A

$$
T_{j} - T_{a} = P_{M} \times (\frac{1}{6}R_{\theta_{j-c}} + R_{\theta_{c-hs}} + R_{\theta_{h s-a}})
$$

88°C - 30°C = 200W × (0.04K/W + 0.2K/W + R_{\theta_{h s-a}}) $\Rightarrow R_{\theta_{h s-a}} = 0.5K/W$

Reading list

Fishenden, M. and Saunders, 0. A., *An Introduction to Heat Transfer,*

Oxford University Press, 1982.

http://www.electronics-cooling.com

<http://www.qats.com/qpedia.asp>

<http://www.lytron.com/>

<http://www.aavidthermalloy.com/>

http://www.1-act.com/

http://pcmproducts.net/

5.8 Appendix: Comparison between aluminium oxide and aluminium nitride (substrates)

Aluminium Nitride is made by nitridation of aluminium or by conversion of alumina Al20³ to aluminium nitride. It is a covalently bonded material and has a hexagonal crystal structure. Because of its resistance to sintering, an oxide-forming additive such as Y_2O_3 is needed to form a substrate. General comparison properties of aluminium oxide and nitride are listed in Table 5.12.

Aluminium nitride is a cost effective, non-toxic alternative to beryllium oxide and has a thermal conductivity nearly eight times higher than alumina (aluminium oxide). [Advantages of aluminium nitride include good](http://www.customdicing.com/aln-links.htm) [thermal performance, low thermal expansion,](http://www.customdicing.com/aln-links.htm) and non-toxicity. Aluminium nitride offers:

- High thermal conductivity
- Low thermal expansion coefficient closely matching silicon
- Good dielectric strength
- High electrical sensitivity
- Low toxicity and therefore excellent replacement for Be0
- Good shock and corrosion resistance
- Low dielectric loss
- High temperature stability
- High flexure strength and light weight
- Resistant to wafer processing gasses and plasma erosion
- Conducive to finishing operations such as lasering, lapping, and polishing
- Substrate for direct bond copper DBC and filled vias
- Good adhesion for thin and thick film applications
- Uniform lapped and polished surfaces for resistor networks
- Polished and lapped surface finishes to 12nm, *Ra*, with minimum pullouts
- Lapped surface finishes to 150nm, *Ra*, where is the roughness average profile

$$
R_{a}=\frac{1}{n}\sum_{i=1}^{n}\left|Y_{i}\right|
$$

Figure 5.19. *Thermal expansion dependence on copper base plate thickness.*

At room temperature, the thermal conductivity of aluminium nitride ceramics is independent of Al3N4 grain size or number of grain-boundaries, but is controlled by the internal structure of the grains, such as the degree of oxidation (oxygen contamination). Thermal impedance is compared in the following figure.

169 *Power Electronics*

The coefficient of thermal expansion for direct copper bonded (DCB) substrates with a layer of 0.6 mm alumina sandwiched between Cu layers of various thicknesses is shown in figure 5.19.

Table 5.14: Properties of module materials

Table 5.15: Power electronic component properties

5.10 Appendix: Emissivity and heat transfer coefficient

Emissivity is not only a material property but also a surface property, at least for opaque materials. Consequently, coatings (oxides, grease, and water film) influence the value measured under pristine conditions. For example, the emissivity of a copper surface covered with 2 μ m oxide increases from 0.03 to 0.2. In practice, surfaces that are initially shiny are covered with oxide and dust after one year of operation. Additionally, surface texture can influence the emissivity because of a strong dependence on angle.

For heat transfer calculations, total hemispherical emissivity is found by integration over all wavelengths and all angles. What is being measured with an IR camera is the normal spectral emissivity restricted to the wavelength band of the detector.

As a rule of thumb: for unpolished metals the ratio of hemispherical to total emissivity is 1.1 to 1.3, and for non-conductors 0.95 to 0.97. Another angle-dependent difference between metals and insulators is that under a shallow incident angle, the emissivity of metals tends to one and insulators tend to zero.

A complication is, the emissivity of many materials of interest is strongly dependent on the wavelength. That is, there is a big difference between the visible band and most common IR bands (0.8 to 3 um, 3 to 8 µm, 8 to 14 µm). Si and Ge are notorious examples. It is relevant to low-temperature applications (<100°C) because the bulk of the radiation is in the long-wavelength region: 8 to 14 µm. This is the main reason why the colour of paints is not relevant for heat sinks and casings. All colours are black. Apart from the fact that it is simply impossible to account for all the physics of radiation in a practical situation, the problem is only relevant when radiation is an important contribution to the total heat transfer. For natural convection cases, this contribution might well be 40%. When the choice is between an emissivity of 0.05 and 0.1, the radiation contribution is 2 to 4% - minimal. When the choice is 0.7 to 0.9, matters are different. Most heat transfer simulation software that support radiation heat transfer, assume the following simplifications:

- surfaces diffuse, grey (sometimes specula [mirror-like]), opaque
- surfaces isothermal
- surfaces uniformly irradiated
- medium is transparent for all relevant wavelengths

In summary, differences exist between experimental data and simulation results when radiation is a major factor, even when all other data are known to within 1%.

Table 5.16 shows typical material normal total emissivity values at 20°C.

Metals		ε	Coatings	ε
Aluminium	polished	0.04	Aluminium bronze	0.3
	sheet	0.09	Aluminium paint	0.35
Brass	polished	0.05	Blackbody paint	0.97
	oxidized	0.22	Enamel	0.82
Chromium	polished	0.06	Lampblack	0.95
	rough	0.74	Paint	0.89
Copper	polished	0.03		
Gold	polished	0.025	Various	
Graphite	polished	0.42	Glass, Quartz	0.93
Inconel	polished	0.2	Ice	0.98
Iron	polished	0.06	Plastics	0.8
	oxidized	0.85	Paper	0.8
	ground	0.24	Porcelain	0.92
	cast	0.16	Silk, Cotton, Wool	0.75
Mercury		0.09	Stone	$0.8 - 0.9$
Molybdenum	polished	0.05	Water $(> 0.1$ mm $)$	0.95
	@ 2600K	0.29	Wood	0.9
Silver	polished	0.025		
Steel	polished	0.06		
	oxidized	0.6		
Silicon	difficult	$0.3 - 0.8$		
Tin	bright	0.07		
Tungsten	polished	0.05		

Table 5.16: Normal total emissivity values @ 20°C

Electromagnetic spectrum

Natural convection heat transfer coefficient

The convective heat transfer coefficient *h*, for various geometry arrangements are given by equations (5.60) and (5.61), as applicable, in conjunction with Table 5.17.

$$
h = k_n \left(\frac{\Delta T}{D}\right)^{v_4}
$$
\n
$$
h = k_n \left(\frac{\Delta T}{L}\right)^{v_4}
$$
\n(5.60)\n(5.61)

where *ΔT* is temperature difference, K *L* is length, m *D* is diameter, m

h

Table 5.17: Heat transfer coefficient constant, *k^h*

5.11 Appendix: Ampacities and mechanical properties of rectangular copper busbars

Effect of emissivity and number of busses on ampacity (current carrying capacity) – data in Table 5.18 shows how higher emissivities improve ampacity. Multiple busses also affect ampacity in a nonlinear relationship. Ampacity may be raised by increasing heat dissipation with convection cooling or surface treatments. Surface treatments which improve emissivity are oxidation or thinly coated, flat, inorganic based spray paints.

Table 5.18: Ampcapacity

6mm spacing.

Ampacities of bus bar systems of other configurations must be calculated taking into account size, spacing, number of bus bars, and overall skin-effect ratio.

5.12 Appendix: Isolated substrates for power modules

Currently used isolated substrates for power modules are:

Isolation material

Ceramic: aluminium oxide Aℓ20³ *Organic:* epoxy aluminium nitride AlN polyimide (Kapton) (beryllia oxide Be0) (silicon nitride Si3N4)

Substrates

Metal sheets: DCB (**D**irect **C**opper **B**onding) *Metal sheets:* IMS (**I**nsulated **M**etal **S**ubstrate) AMB (Active Metal Brazing) Multilayer-IMS

Thick film layers: TFC (**T**hick **F**ilm **C**opper)

DCB (Direct Copper Bonding)

Power modules with IGBTs (or MOSFETs) and freewheel diodes commonly use substrates made of DCB-ceramics with Aℓ₂0₃ or AℓN isolation that combine good thermal conductivity and high isolation voltage.

For DCB, copper surfaces 200μm to 600μm thick, typically 300μm, are applied to the top and bottom surfaces of the isolation substrate material (0.25mm to 0.85mm thick, typically 0.5mm) by eutectic melting at between 1065°C and 1083°C. The sandwiched copper oxide layer helps adjust for the different thermal expansion rates. After the necessary track structure for the module circuitry has been etched into the top side copper surface, the chips are soldered on, and contact connection on the chip top side is effected by bonding. The bottom side copper of the DCB-ceramic substrate is fixed to the module base plate (about 3mm thick copper) usually by soldering, as seen figure 5.8. Other module types do not necessarily require a base plate and the soldering procedure may be avoided.

Figure 5.20. *Direct copper bonding, DCB and active metal brazing, AMB.*

Advantages of the DCB-technology compared to other structures are mainly the high current conductivity due to the copper thickness, good cooling features due to the ceramic material, the high adhesive strength of copper to the ceramic (reliability), and the optimal thermal conductivity of the ceramic material. Possible failure due to cracking, termed conchoidal fracture, starts at the copper edge, as shown in figure 5.20, and progressively extends under the copper interface area.

AMB (Active Metal Brazing)

The AMB process (*brazing* of metal foil to a substrate) has been developed based on DCB technology. The advantages of AMB-substrates with A*l*N-ceramic materials compared to substrates with Aℓ203-ceramic materials are lower thermal resistance, lower coefficient of expansion, and improved partial discharge capability.

Figure 5.20 illustrate the differences between DCB and AMB. AMB offers higher partial discharge levels than DCB.

Figure 5.21. *Basic module structure of: (a) an IMS power module and (b) a TFC power module.*

IMS (Insulated Metal Substrate)

IMS is mainly used in the low-cost, low-power range and is characterized by direct connection of the isolation material to the module base plate. For insulation, polymers (such as epoxies, polyamides) are applied to an aluminium base plate, as seen in figure 5.21a. The upper copper layer is produced in foil form and glued onto the isolation substrate (similar to PCB production) and is patterned by etching. Advantages of IMS are low costs, filigree track structure (possible integration of driver and protection

circuitry), substrate high mechanical robustness, and relatively wide substrate areas, compared to DCB. The thin isolation layer, however, leads to comparably high coupling capacitances associated with the mounting surface. Also the thin upper copper layer only provides a comparably low heat spreading, which is improved by additional metallised heat spreading layers under the chips or by adding Aℓ-particles to the isolation layer.

TFC (Thick-Film-Copper)-thick film substrates

Just as with DCB, the basic material for thick film substrates is an isolation ceramic, which is glued directly onto the base plate or a heatsink by means of silicone or applied by soldering, as shown in figure 5.21b. The tracks on the top of the ceramic substrate are made of copper and are applied by screen printing. The power semiconductor chips or other components are soldered or glued onto the track pads.

TFC technology can also be combined with standard thick film technology. Since low resistances may be produced by the paste materials which are usually applied in thick film technology, and since isolated tracks can be arranged on top of one another and connected together, quite a number of system components may be densely integrated. However, the filigree tracks, typically 15μm thick, limit the current capability of such structures to about 10A.

Figure 5.22. *Power module with DCB substrate: (a) basic structure and (b) thermal model.*

High-temperature lead-free transient liquid phase (TLP) die and substrate attach methods

While silicon semiconductor technology is limited to junction temperatures of about 200°C, emerging SiC technology could exploit 600°C operating temperatures, were it not for die and substrate attachment limitations and aluminium thermal bonding stressing.

The high-temperature, lead-free silver-tin transient liquid phase (TLP) die attach process for connecting the SiC power devices to a nickel-plated direct bond copper (DBC) or direct bond aluminium (DBA) power substrate (aluminium nitride or silicon nitride) shown in figure 5.23a, allows junction temperature operation in excess of 400°C.

Similarly the high-temperature, lead-free nickel-tin TLP attachment process for connecting the nickel-plated DBC or DBA power substrate to a metal matrix composite, MMC, base-plate allows operation to temperatures in excess of 400°C.

The baseplate of the power module can utilize a lightweight copper-molly (CuMo) metal matrix composite (MMC) that has a coefficient of thermal expansion (CTE) characteristic closely matching that of the SiC power die. This CTE matching reduces thermal-stress mismatches, thus improving the long-term thermal stressing reliability of a power module. The common use of copper as base plate material is for its advantages of high thermal conductivity, easy mechanical handling, galvanic plating and acceptable pricing. Disadvantages are non-reversible changes of mechanical properties above 300°C and the mismatch of the coefficient of thermal expansion (CTE) to the ceramic substrate. The mismatch of the CTEs is Cu (17ppm/K) and AlN (7.3ppm/K). Due to this mismatch thermal stress occurs between the materials and generates mechanical strain on the solder. AlSiC is an alternative baseplate material for significantly improved thermal cycling properties.

Figure 5.23. *Cross-section of various layers in the lead-free 400°C high temperature SiC power module: (a) Ag-Sn TLP die attach and (b) Ni-Sn TLP substrate attach.*

Problems

- 5.1. A thyristor bridge switches at 1 kHz and the total energy losses per thyristor are 0.01 Joule per cycle. The thyristors have isolated studs and a thermal resistance of 2 K/W. The heat sink has a thermal resistance of 1.8 K/W. Calculate the maximum number of thyristors that can be mounted on one heat sink if the thyristor junction temperature is not to exceed 125°C in an ambient of 40°C. What is the heat sink temperature? [3 devices, *Ts=* 94°C]
- 5.2. A transistorised switch consists of two IGBTs and two 1 Ohm current-sharing resistors, as shown in figure 5.24, mounted on a common heat-sink. Each transistor has a thermal resistance *Rθ*j-hs of 2 K/W, while each resistor has a thermal resistance *Rθ* r-hs of 1 K/W. The maximum switching frequency is 1 kHz and the maximum duty cycle is 99.99 per cent. The heat-sink thermal resistance *Rθ* hs-a is 1 K/W. The energy losses per transistor are 5 mJ/A per cycle. If the ambient temperature is 30°C, maximum allowable junction temperature is 150°C, and the maximum allowable resistor internal temperature is 100°C, calculate the switch maximum current rating based on thermal considerations. What are the operating temperatures of the various components, assuming ideal current sharing?

 $[6.88 \text{ A}, T_f = 100^{\circ}\text{C}, T_{hs} = 88^{\circ}\text{C}, T_f = 122.5^{\circ}\text{C}]$

Figure 5.24. *Problem 5.2.*

5.3. Figure 5.25a shows the circuit diagram for a power current sink which utilises a 40V source. Both the IGBTs *T* and wire wound resistors *R* are mounted on a common heat-sink, of thermal resistance *Rθ* hs-a = 1 K/W. The transistor has a thermal resistance of 2 K/W from the junction to the heat-sink, and 10 K/W from the junction to air via the transistor casing exposed to the air. The resistor has a mounting thermal resistance from the insulated wire to the heat-sink of 1 K/W and 10 K/W from the wire to the air via its casing exposed to the air. The maximum transistor junction temperature is 423 K, the maximum resistor wire temperature is 358 K and the ambient air temperature is 303 K.

Figure 5.25. *Problem 5.3.*

Based on thermal considerations, what is the maximum current rating of the current sink and under such conditions, what is the heat-sink temperature?

What power rating would you suggest for the 1 Ohm current measurement resistor? Are there any difficulties in operating the transistor in the linear region in this application if it is in a 120 W dissipation package which is derated according to figure 5.24b?

 $[1.36 \text{ A}, 69^{\circ}\text{C}, > 2 \text{ W}]$

5.4. A power IGBT switches a 600 V, 25 A inductive load at 100 kHz with a 50 per cent on-time duty cycle. Turn-on and turn-off both occur in 100 ns and the collector on-state voltage is to be 2 V. Calculate the total power losses, *Pd*, of the switch.

The switch has a thermal resistance *Rθ*j-hs = 0.05 K/W, and the water-cooled heatsink provides a thermal resistance *Rθ*hs-w = 0.05 K/W. Calculate the operating junction temperature if the water for cooling is maintained at 35°C.

The 25 A steady state load current is stepped to 200 A. Calculate the surge power dissipation *Ps,* at 200 A, assuming transistor switching and on-state characteristics remain unchanged.

The junction temperature for a power surge during steady-state operation is given by case (e) in Table 5.11.

With the aid of figure 5.10, determine the junction temperature at the end of a 0.1s, 200 A pulse. How long is it before the junction temperature reaches $\vert\mathcal{T}_j\vert$ = 125°C, with a collector current of 200 A?

 $(A$ ssume R_{θ c-hs = 0). $[175 W, 52.5^{\circ}C, 1400 W, 112.6^{\circ}C, 0.5 s]$

- 5.5 Rework example 5.6 finding the case temperature when the switching losses equal the on-state loss.
- 5.6 A 20kHz, step-down, 340V dc chopper feeds an inductive load with an average current of 20A and a peak-to-peak ripple of 20A. Thus the MOSFET switch on-state current rise from 10A to 30A while the freewheel diode current falls from 30A to 10A when the switch is off. The MOSFET on-state resistance is 0.1Ω and has switch on and off times of 100ns and 200ns respectively. The switch duty cycle is 75% and it has a thermal resistance *Rθ j-c* of 0.4K/W and is mounted on a heatsink of thermal resistance *Rθc-a* of 0.6K/W in a maximum ambient temperature is 40°C. Calculate:
	- i. switching losses, using equations 7.9 and 7.10
	- ii. switch on-state losses
	- iii. MOSFET junction operating temperature

 $[3.4W + 20.4W = 23.8W; I_{rms} = 15.8A, 25W; T_i = 88.8°C]$